研究生: |
陳至峰 Zhi-Fong Chen |
---|---|
論文名稱: |
半橋串聯諧振轉換器輕載非對稱單側責任週期調變控制IC An Asymmetric One-Sided Duty Cycle Modulation Control IC for Half-Bridge Series Resonant Converters |
指導教授: |
羅有綱
Yu-Kang Lo 邱煌仁 Huang-Jen Chiu |
口試委員: |
劉益華
Yi-Hua Liu |
學位類別: |
碩士 Master |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2009 |
畢業學年度: | 97 |
語文別: | 中文 |
論文頁數: | 64 |
中文關鍵詞: | 半橋式串聯諧振轉換器 、零電壓切換技術 、台積電0.35μ CMOS製程 |
外文關鍵詞: | Zero-voltage Turn-on Switching, Pulse-frequency Modulation, Pulse-width Modulation, TSMC 2P4M 0.35μm CMOS Process |
相關次數: | 點閱:324 下載:12 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
一般的串聯諧振轉換器(Series Resonant Converter, SRC)在輕載條件下操作時,因為諧振電流不夠大造成開關無法零電壓導通,本論文實現一種半橋SRC電路操作在輕載時其中一顆開關能零電壓導通的控制策略,在輕載時效率確實能夠提升。電路操作主要分為兩種模式,第一種操作模式在一般負載情況下為變頻定責任週期,第二種操作模式在輕載情況下為非對稱縮減責任週期,無論負載如何變動均能穩定輸出電壓。本論文控制IC將和市售的IC CM6900比較其控制策略的優缺點,以及闡述如何實現驅動波形。此晶片IC採用台積電0.35μ CMOS製程,模擬結果分析製程變異和溫度變異驗證本功率IC的功能在不同的環境下可以正常工作,製程變異所造成的差異可由外部元件調整,開關切換頻率範圍為20 kHz ~ 300 kHz可依使用者設計的規格來調整。而所占用之晶片面積大小為0.7127 mm2,可以大大縮減電路的面積,非常適用在高轉換效率的轉換器的產品上,有助於大幅提升相關產品的競爭優勢。
This thesis aims to design a control IC for realizing the zero-voltage turn-on switching of a half-bridge series resonant converter (SRC) circuit and raising the efficiency at light load. Under normal load conditions, the circuit is operated at pulse-frequency modulation (PFM). A pulse-width modulation (PWM) strategy with constant frequency operation is adopted at light load condition to regulate the output voltage. Some performance comparisons between the realized control IC and a commercial CM6900 IC are presented and discussed in details. The studied control IC is implemented by TSMC 2P4M 0.35μm CMOS process. The simulation results are shown to verify the feasibility of the realized control IC under different process and temperature variations. The wide varied-frequency range can be achieved from 20 kHz ~ 300 kHz. The chip size is only 0.7127 mm2.
[1] 顏上進,「串聯諧振轉換器輕載調制策略之研究」,國立台灣科技大學電子工程系研究所博士論文,民國95年。
[2] 楊馨傑,「液晶電視400瓦交/直流電源模組之研製」,國立台灣科技大學電子工程系研究所碩士論文,民國96年。
[3] 劉建宏,「高效率低空載損耗之200W穩壓器研製」,國立台灣科技大學電子工程系研究所碩士論文,民國96年。
[4] 鐘郁緯,「符合能源之星規範個人電腦電源供應器之研製」,國立台灣科技大學電子工程系研究所碩士論文,民國97年。
[5] 黃卓文,「半橋串聯諧振轉換器輕載非對稱單側責任週期調變策略研究」,國立台灣科技大學電子工程系研究所碩士論文,民國97年。
[6] 呂鴻揚,「42吋液晶電視交/直流電源模組之研製」,中原大學電機工程學系碩士學位論文,中華民國九十五年六月。
[7] L. Michael, ”CM6900 BICMOS Resonant Controller,” CM6900 Application Note A-001A, Champion Microelectronic Corporation, May, 2007.
[8] ON-Semiconductor, “Four Key Steps to Design a Continuous Conduction Mode PFC Stage Using the NCP1654,” Data Sheet, March. 2008.
[9] R. Liu, L. Batarseh, and C. Q. Lee, “Comparison of Performance Characteristics between LLC-type and Conventional Parallel Resonant Converters,” Electronics Letters, Vol. 24, pp. 1510-1511, 1988.
[10] D. A. Johns and K. Martin, ”Analog Integrated Circuit Design,” John Wiley & Sons,New York,1997.
[11] T. W. Chang, ”CMOS Current Reference and Voltage Reference Design,” Master thesis of Technology and Science Institute of Northern Taiwan, 2006.
[12] A. Yukawa, ”A CMOS 8-bit High Speed A/D Converter IC,” IEEE J. of Solid-State Circuits,vol.20,pp.775-779,June 1985.
[13] C.-F. Lee and Philip K. T. Mok, ”A Monolithic Current-Mode CMOS DC-DC Converter With On-Chip Current-Sensing Techniques,” IEEE J. Solid-State Circuits, vol.39, Jan.2004.
[14] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, Inc., 1997.
[15] R. Lotfi, M. Taherzadeh-Sani,M. Y. Azizi and O. Shoaei, ”A 1-V MOSFET-Only Fully Differential Dynamic Comparator for Use In Low-Voltage Pipelined A/D Converters,” In SCS,vol.2, pp. 377-380. 2003.
[16] Z.-H. Kong, K.-S. Yeo and C.-H. Chang, ”Design of An Area-Efficient CMOS Multiple-Value Current Comparator Circuit,” IEEE Proceedings Circuit, Devices and System, vol. 151-158, 2005.
[17] M. Parlak and Y. Gurbuz, “Low Power, Variable Supply CMOS Comparator,” In SIU, pp. 140-143, 2004.
[18] T.-Y. Yu, “A High-Efficiency Synchronous CMOS Switching Regulator with PWM/PFM-Mode Operation,” Master thesis of National Chiao Tung University, Taiwan, 2003.
[19] P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design,” Oxford university press, 2002.
[20] B. Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE J. Solid-State Circuits,vol.31, pp. 331-343, 1996.
[21] Q. L. S. Imm, A. V. Kordesch and B. Y. Majlis, “An 180nm CMOS Single Inverter 2.4GHz LC Oscillator,” In APACE, pp. 237-241, 2005.
[22] F. Azais,S. Bernard,Y. Bertrand, X. Michel and M. Renvell, “A Low-Cost Adaptive Ramp Generator for Analog BIST Application,” In VIST, pp. 816-820, 1999.
[23] R. J. Baker, H. W. Li and D. E. Boyce “CMOS Circuit Design, Layout, and Simulation,” IEEE press, John Wiley and Sons, Inc., 1998.
[24] F. Yongping and J. E. Smith, ”On-Die Termination Resistors With Analog Impedance Control for Standard CMOS Technology,” IEEE J. Solid-State Circuits,vol.38, pp. 361-364, 2003.