在印刷電路板上會有許多的元件，例如：電壓調節模組(Voltage Regulator Module, VRM)、積體電路(Integrated Circuit, IC)，而在VRM附近會放置容值較大的Bulk電容，來保持電源供應電壓的穩定，IC附近則會放置一些去耦合電容，因為當IC內部做切換時，會產生較大的暫態電流，當暫態電流流經電路上的電阻、電感時，電源遞送網路的電壓會產生波動和變化，因此電路板的電源完整性設計在於要有良好的電源遞送網路。
目前的電源遞送網路會將輸入阻抗設計低於目標阻抗之下，使IC能正常運作並降低暫態雜訊，然而，僅將輸入阻抗設計低於目標阻抗之下，但並沒有平坦化時，會發生擾動電壓相互疊加而導致暫態雜訊振幅變大，這種因為電源遞送網路阻抗不平坦產生的雜訊稱為Rogue Wave。
因此本論文的重點是針對電源遞送網路的輸入阻抗盡可能地平坦化，就算擾動電壓相互重疊，也不會產生過大的暫態雜訊，以維持其電路之電源完整性。

There are many components on the printed circuit board, such as: Voltage Regulator Module (VRM), Integrated Circuit (IC), etc. Bulk capacitors are placed near the VRM to keep the power supply voltage stable. Decoupling capacitors will be placed near the IC so that a large transient current will be generated, when the IC is switched. As the transient current flows through the resistance and inductance on the circuit, the voltage of the Power Distribution Network(PDN) will be fluctuated and changed. Therefore, power integrity(PI) design of the PCB must have a good PDN.
The PDN will design the input impedance below the Target Impedance so that the IC can operate normally and reduce transient noise. However, the input impedance isonly designed to be lower than the target impedance, but the disturbance voltage will overlap each other and cause the transient noise amplitude to increase, when there is no flattening. This noise which generated by un-flatness impedance from PDN is called Rogue Wave.
This thesis is focusing on making the input impedance of the PDN as flat as possible. In this way, even if the disturbance voltage overlaps each other, it will not produce excessive transient noise to maintain the power integrity of its circuit.

[1] M. S. Tanaka, M. Toyama, H. Nakashima, J. Yamada, M. Haida and I. Ooshima, "Chip oriented target impedance for digital power distribution network design," 2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems, 2012, pp. 220-223, doi: 10.1109/EPEPS.2012.6457881.
[2] Istvan Novak, Oracle, “Systematic Estimation of Worst-Case PDN Noise,” PCB Design 007 QuietPower columns, QuietPower-34, November 2015
[3] M. Swaminathan and A. Ege Engin, Power Integrity Modeling and Design for Semiconductors and Systems-Chapter 1, Englewood Cliffs, NJ: Prentice-Hall, 2007.
[4] J. Xu et al., "A Novel System-Level Power Integrity Transient Analysis Methodology using Simplified CPM Model, Physics-based Equivalent Circuit PDN Model and Small Signal VRM Model," 2019 IEEE International Symposium on Electromagnetic Compatibility, Signal & Power Integrity (EMC+SIPI), 2019, pp. 205-210, doi: 10.1109/ISEMC.2019.8825256.
[5] Y. Kim et al., "Power distribution network design and optimization based on frequency dependent target impedance," 2015 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), 2015, pp. 89-92, doi: 10.1109/EDAPS.2015.7383675.
[6] Larry D. Smith and Eric Bogatin, Principles of Power Integrity for PDN Design—Simplified-Chapter13, Prentice Hall, 2017.
[7] A. E. Moreno-Mojica, J. E. Rayas-Sánchez and F. J. Leal-Romo, "Power Delivery Network Impedance Profile and Voltage Droop Optimization," 2020 50th European Microwave Conference (EuMC), 2021, pp. 260-263, doi: 10.23919/EuMC48046.2021.9338232.
[8] K. Koo, L. G. Romo, T. Wang, T. Michalka and J. Drewniak, "Fast decap assignment algorithm for optimization of power distribution networks," 2017 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), Washington, DC, 2017, pp. 573-578, doi: 10.1109/ISEMC.2017.8077934.
[9] K. Koo, G. R. Luevano, T. Wang, S. Özbayat, T. Michalka and J. L. Drewniak, "Fast Algorithm for Minimizing the Number of decap in Power Distribution Networks," in IEEE Transactions on Electromagnetic Compatibility, vol. 60, no. 3, pp. 725-732, June 2018, doi: 10.1109/TEMC.2017.2746677.
[10] F. de Paulis, R. Cecchetti, C. Olivieri and M. Buecker, "Genetic Algorithm PDN Optimization based on Minimum Number of Decoupling Capacitors Applied to Arbitrary Target Impedance," 2020 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), 2020, pp. 428-433, doi: 10.1109/EMCSI38923.2020.9191458.
[11] L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," in IEEE Transactions on Advanced Packaging, vol. 22, no. 3, pp. 284-291, Aug. 1999, doi: 10.1109/6040.784476.
[12] Jingook Kim, Songping Wu, Hanfeng Wang, Yuzou Takita, Hayato Takeuchi, Kenji Araki, Gang Feng, Jun Fan, “Improved Target Impedance and IC Transient Current Measurement for Power Distribution Network Design,”IEEE International Symposium on Electromagnetic Compatibility, 25-30 July, 2010.
[13] Henry W. Ott, 2009, “ Electromagnetic Compatibility Engineering,” Wiley Publishing
[14] Paul, Clayton R., Introduction to Electromagnetic Compatibility-Chapter3, Wiley-Interscience, 2006.
[15] Larry D. Smith and Eric Bogatin, Principles of Power Integrity for PDN Design—Simplified-Chapter1, Prentice Hall, 2017.
[16] Stephen H. Hall, Garrett W. Hall, James A. McCall, High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices-Appendix C: Frequency-Domain Compoents in a Digital Signal, Wiley-IEEE Press, 2000
[17] Larry D. Smith and Eric Bogatin, Principles of Power Integrity for PDN Design—Simplified-Chapter5, Prentice Hall, 2017.
[18] Steve Sandler, “Target Impedance Limitations and Rogue Wave Assessments on PDN Performance,” paper 11-FR2 at DesignCon 2015, January 27 – 30, 2015, Santa Clara, CA.
[19] V. Drabkin, C. Houghton, I. Kantorovich and M. Tsuk, "Aperiodic resonant excitation of microprocessor power distribution systems and the reverse pulse technique," 2002 IEEE 11th Topical Meeting on Electrical Performance of Electronic Packaging, 2002, pp. 175-178, doi: 10.1109/EPEP.2002.1057909.
[20] Jae Young Choi, Ethan Koether, Istvan Novak, “Electrical and Thermal Consequences of Non-Flat Impedance Profiles,” DesignCon 2016, January 19 – 21, 2016, Santa Clara, CA.
[21] Istvan Novak, Oracle, “How to Design a PDN for Worst Case ?,” PCB Design 007 QuietPower columns, QuietPower-35, December 2015
[22] R. Sjiariel, "Power integrity simulation of power delivery network system," 2015 IEEE 19th Workshop on Signal and Power Integrity (SPI), 2015, pp. 1-5, doi: 10.1109/SaPIW.2015.7237384.