現今生活中，資料轉換器無所不在，其中，音訊應用之類比/數位轉換器更是貼近於我們的生活。一般常見的CD為高音質音訊標準之一，其規格被訂定為：取樣頻率44.1 KHz/16 bit。隨著電影與音樂產業的興盛，應用於音訊方面的類比/數位轉換器也一直扮演著重要的角色。這之中，如何使產品能達到越高的解析度、低功耗，且高線性度，甚至能運用至更廣泛的訊號頻寬，都是類比/數位轉換器其具挑戰性的研究目標。
本篇論文設計一個應用於CD音質，低電壓與低功耗的三角積分調變之類比/數位轉換器。系統將Sturdy-MASH的架構做進一步的修改，並稱之為Modified Sturdy-MASH (即MSMASH)，其中以全差動對稱來完成整個系統，進一步實現一個高線性度、三階的MSMASH-21。晶片使用TSMC 0.18 um製程，晶片面積〖1.68 mm〗^2，操作電壓1 V，取樣頻率5.9976 MHz，OSR為136；系統頻寬22.05 kHz，解析度達到11.75 bit，功率消耗為2.58 mW。

CD audio, which is sampled using 44.1kHz sampling rate and each sample has 16 bits, is a hight-quality standard in audio applications. With a great demand on movies and musics , the analog-to-digital converter(ADC)that generates CD-quality digital signal plays an important role in these markets .Therefore, it is a challenging issue to make a low-cost ADC product with low power consumption , high resolution , and high linearity recording identity .
This paper implemeted a system of modified sturdy MASH-21 delta-sigma modulator with 11.63-bit resolution. We modified the sturdy-MASH architecture by employing both inverting and non-inverting integrators. We use the fully-differential opamp as the amplifier in the switch-capacitor integrator. The chip was fabricated in TSMC 0.18 um CMOS process. The chip area is 1.68mm2. The operating voltage is set at 1 volt. The sampling frequency is 5.9976 MHz with over-sampling as 136 and the system bandwidth is 22.05 kHz. The power consumption of the proposed delta-digma modulator is 2.743mW.

[1]Chauchin Su; Po-Chen Lin; Hungwen Lu , "An Inverter Based 2-MHz 42μW ΔΣ ADC with 20-KHz Bandwidth and 66dB Dynamic Range" , IEEE Asian Solid-State Circuits Conference, May 2006, pp. 63-66.
[2]Chae, Youngcheol, and Gunhee Han. "Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator." IEEE Journal of Solid-State Circuits 44.2 (2009): 458-472.
[3]Liu, Szu-Chieh, and Kea-Tiong Tang. "A low-voltage low-power sigma-delta modulator for bio-potential signals." 2011 IEEE/NIH Life Science Systems and Applications Workshop (LiSSA). IEEE, 2011.
[4]Michel, Fridolin, and Michiel SJ Steyaert. "A 250 mV 7.5 μW 61 dB SNDR SC ΔΣ modulator using near-threshold-voltage-biased inverter amplifiers in 130 nm CMOS." IEEE Journal of solid-state circuits 47.3 (2012): 709-721.
[5]De la Rosa, José M., et al. "A CMOS 110-dB@ 40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta modulator for low-power high-linearity automotive sensor ASICs." IEEE Journal of Solid-State Circuits 40.11 (2005): 2246-2264.
[6]Maghari, N., Sunwoo Kwon and Un-Ku Moon , "74dB SNDR Multi-Loop Sturdy-MASH Delta Sigma Modulator Using 35dB Open-Loop Opamp Gain", IEEE Solid-State Circuits Society , vol. 47 , no.3, pp. 709-721, Nov. 2012.
[7]黃濬杰，「低功耗之二階強健式多級三角積分類比數位轉換器｣ ，國立台灣科技大學電機工程學系碩士論文，中華名國一百零二年一月。
[8]游仲祥，「低功耗之改良強健式MASH-21三角積分類比數位轉換器｣ ，國立台灣科技大學電機工程學系碩士論文，中華名國一百零四年一月。
[9]劉育勳，「低功耗等效13.5位元之改良強健式MASH-21三角積分類比數位轉換器｣ ，國立台灣科技大學電機工程學系碩士論文，中華名國一百零六年一月。
[10] Yu-Hsun Liu, Chia-Yu Yao, and Ting-Hui Chang, "A Low-Power 11.1-bit Modified Sturdy MASH-21 Δ-∑ Modulator",VLSICAD,2018.
[11]陳威志，陳福川，「建立二階多位元積分三角類比數位轉換器之設計模型與改進信號雜訊比公式估測之準確度｣ ，國立交通大學電控工程研究所論文，中華名國九十二年。
[12]Rabii, Shahriar, and Bruce A. Wooley. The design of low-voltage, low-power sigma-delta modulators. Vol. 483. Springer Science & Business Media, 2012.
[13]Malcovati, Piero, et al. "Behavioral modeling of switched-capacitor sigma-delta modulators." IEEE Transactions on Circuits and Systems I: Fundamental theory and applications50.3 (2003): 352-364.
[14]B. Razavi, Design of Analog CMOS Integrated Circuit. US, McGraw-Hill, 2001.
[15]Jin-Hua Hong, Wei-Ling Yi, "Physical design optimization for a high-resolution third –order sigma-delta modulator", IEEE, 2015, pp.1961-1965.
[16]Yoon Hwee Leow, Howard Tang, Zhuo Chao Sun, Liter Siek, "A 1V 103 dB 3rd-Order Audio Continuous-Time Delta sigma ADC With Enhanced Noise Shaping in 65 nm CMOS", IEEE Journal of Solid-State Circuits, vol.51, 2016 ,pp.2625-2638.
[19]Han, C., and N. Maghari. "Delay based noise cancelling sturdy MASH delta-sigma modulator." Electronics Letters 50.5 (2014): 351-353.
[20]Chia-Yu Yao ,Yung-Hsiang Ho, and Wei-Chun Hsia,"Simulating Delta-Sigma Analog-to-Digital Converters with the Op-Amp Nonlinearity using the Newton’s Method", IEEE, 30 July 2015.
[21]Liang Junhao, Jiang Dongyang, "A 107dB DR, 106dB SNDR Sigma-Delta ADC Using a Charge –Pump Integrator for Audio Application", 2014.
[22]Han, Changsok, Ahmed Fahmy, and Nima Maghari. "Noise-cancelling sturdy MASH delta-sigma modulator." 2016 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2016.
[23]Yoon, Do-Yeon, Stacy Ho, and Hae-Seung Lee. "A Continuous-Time Sturdy-MASH $\Delta\Sigma $ Modulator in 28 nm CMOS." IEEE Journal of Solid-State Circuits 50.12 (2015): 2880-2890.
[24]Bisiaux, Pierre, et al. "A 14-b two-step inverter-based ΣΔ ADC for CMOS image sensor." 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS). IEEE, 2017.
[25]De Berti, Claudio, et al. "A 106.7-dB DR, 390-μW CT 3 rd-order ΣΔ modulator for MEMS microphones." ESSCIRC Conference 2015-41st European Solid-State Circuits Conference (ESSCIRC). IEEE, 2015.