在本論文中使用了TSMC 0.18μm CMOS製程，設計並實作兩個不同架構之適用於心電圖(electrocardiograph, ECG)量測系統的12-bit連續漸進式類比數位轉換器(Successive Approximation Analog-to-Digital Converter, SAR-ADC)。第一個為單端輸入的連續漸進式類比數位轉換器設計，電路中使用取樣保持電路(Sample-and-Hold circuit, S/H)、電容式數位類比轉換器(Capacitive Digital-to-Analog Converter, CDAC)、電壓比較器(Voltage Comparator)及連續漸進暫存器(Successive Approximation Register, SAR)電路所構成。在電路操作電壓為1.2 V，以及50 k-samples/s的取樣頻率下，具有55.33 dB的訊號對雜訊與失真比，相當於8.90 bits的有效位元數，消耗功率為12 µW。
第二個為差動輸入的連續漸進式類比數位轉換器設計，電路中同樣使用了電容式數位類比轉換器與連續漸進暫存器，而比較器部份則使用時域比較器(Time-Domain Comparator)將數位類比轉換器所產生的電位差轉化為時間差進行比較，並以數位化的動態電流消耗取代了原先固定的靜態電流消耗。當電路操作電壓為1.2伏特，及50 k-samples/s的取樣頻率下，具有56.72 dB的訊號對雜訊與失真比，對應到有效位元數為9.13 bits，消耗功率為17.28 µW。
最後使用本論文第二章中所實現的單端輸入類比數位轉換器，架構出了一個基本的心電圖量測系統。最後在論文中對多種心臟疾病描述其在心電圖波形上所產生的變化，以Fluke MPS-450模擬其波形並使用此量測系統進行量測。

In this thesis, two implementations of Successive Approximation Register Analog-to-Digital Converters (SAR-ADCs) using TSMC 0.18μm CMOS process are presented. These SAR-ADCs are designed for electrocardiogram (ECG) measurement systems.
The first ADC is a single-end-input SAR-ADC. A sample-and-hold circuit(S/H), a capacitive digital-to-analog converter (CDAC), a voltage comparator, and a successive approximation register (SAR) are used in this ADC. At a sampling rate of 50 k-samples/s, this ADC achieves a SNDR of 55.33 dB, equals to an ENOB of 8.88 bits. It consumes 12 µW with a supply voltage of 1.2 V.
The second ADC is a differential input SAR-ADC. A time-domain comparator is used instead of a voltage comparator in this ADC. The voltage difference comes into time difference in time-domain comparator. At a sampling rate of 50 k-samples/s, this ADC achieves a SNDR of 56.72 dB, equals to an ENOB of 9.13 bits. It dissipates 17.28 µW from a supply voltage of 1.2 V.
Finally, an ECG measurement system is implemented using the single-ended input SAR-ADC, which is presented in chapter 2. The system is used to capture the ECG signals from human body. And then, using Fluke MPS-450 to simulate how the disease affects the ECG waves and recording the influence by this measurement system.

[1] Xiaodan Zou, Xiaoyuan Xu, Libin Yao and Yong Lin, “A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip,” IEEE Journal of Solid-State Circuits, vol. 44, no.4, 2009.
[2] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, Oxford University Press, 2002.
[3] Behzad Razavi, Principles of Data Conversion System Design, IEEE Press, 1995.
[4] Hao-Chiao Hong and Guo-Ming Lee, “A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC,” IEEE Journal of Solid-State Circuits, vol. 42, no. 10, pp. 2161–2168, October 2007.
[5] Thomas Byunghak Cho and Paul R. Gray, “A 10b, 20 Msamples/s, 35 mW pipeline A/D converter,” IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 166–172, March 1995.
[6] Shahriar Rabii and Bruce A. Wooley, “A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 32, no. 6, pp. 783–796, June 1997.
[7] C. J. B. Fayomi, G. W. Roberts, and M. Sawan, “A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 μm CMOS technology,” in IEEE International Symposium on Circuits and Systems, pp. 460–463, May 2001.
[8] Mohamed Dessouky and Andreas Kaiser, “Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits,” Electronic Letter, vol. 35, no. 1, pp. 8–10, January 1999.
[9] 何儀修，「無線充電系統與晶片設計」，碩士論文，國立台北科技大學電子所，2010。
[10] Sung-Min Chin, Chih-Cheng Hsieh, Chin-Fong Chiu and Hann-Huei Tsai, “A New Rail-to-Rail Comparator with Adaptive Power Control for Low Power SAR ADCs in Biomedical Application,” IEEE International Symposium on Circuits and Systems, pp.1575-1578, May 2010.
[11] T. O. Anderson, “Optimum control logic for successive approximation A/D converters,” Comput. Design, vol. 11, no. 7, pp. 81–86, July 1972.
[12] 王永順，「生物感測器訊號處理之關鍵積體電路方塊設計」，碩士論文，私立中原大學電子所，2002。
[13] Kent H. Lundberg, “Analog to digital converter testing”, 2002, Available: http://web.mit.edu/klund/www/papers/UNP-A2Dtest.pdf.
[14] Jens Sauerbrey, Doris Schmitt-Landsiedel, and Roland Thewes, “A 0.5-V 1-μW successive approximation ADC,” IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1261–1265, July 2003.
[15] Naveen Verma, and Anantha P. Chandrakasan, “An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes,” IEEE Journal of Solid-State Circuits, vol. 42, no. 6, pp. 1196–1205, June 2007.
[16] You-Kuang Chang, Chao-Shiun Wang and Chorng-Kuang Wang, “A 8-bit 500-kS/s low power SAR ADC for biomedical applications,” in IEEE Asian Solid-State Circuits Conference, pp. 228–231, November 2007.
[17] Hee-Cheol Choi, Gil-Cho Ahn, Joong-Ho Choi and Seung-Hoon Lee “A rail-to-rail input 12 b 2 MS/s 0.18 μm CMOS cyclic ADC for touch screen applications,” IEEK Journal of Semiconductor Technology Science, vol. 9, no. 3, pp. 160–165, September 2009.
[18] Jan Craninckx and Geert Van der Plas, “A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS,” in IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 246–247, February 2007.
[19] Michiel van Elzakker, Ed van Tuijl, Member, Paul Geraedts, Daniël Schinkel, Eric A. M. Klumperink and Bram Nauta, “A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s,” in IEEE Journal of Solid-State Circuits, vol. 45, no. 5, pp. 1007–1015, May 2010.
[20] Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Huang, Ying-Zu Lin and Chung-Ming Huang, “A 1 V 11 fJ/conversion-step 10 bit 10 MS/s asynchronous SAR ADC in 0.18 μm CMOS,” in IEEE International Symposium on VLSI Circuits, pp. 241–242, June 2010.
[21] Brian P. Ginsburg and Anantha P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC,” IEEE Journal of Solid-State Circuits, vol. 42, no. 4, pp. 739–747, April 2007.
[22] Seon-Kyoo Lee, Seung-Jin Park, Hong-June Park and Jae-Yoon Sim,” A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC with a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface”, IEEE Journal of Solid-State Circuits, vol. 46, no. 3, March 2011.
[23] Yanfei Chen, Xiaolei Zhu, Hirotaka Tamura, Masaya Kibune, Yasumoto Tomita, Takayuki Hamada, Masato Yoshioka, Kiyoshi Ishikawa, Takeshi Takayama, Junji Ogawa, Sanroku Tsukamoto and Tadahiro Kuroda, “Split capacitor DAC mismatch calibration in successive approximation ADC,” in IEEE Custom Integrated Circuits Conference, pp. 279–282, September 2009.
[24] Andrea Agnes, Edoardo Bonizzoni, Piero Malcovati and Franco Maloberti, “A 9.4-ENOB 1 V 3.8 μW l00 kS/s SAR ADC with time-domain comparator,“ in IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 246–247, February 2008.
[25] Daniel Senderowicz, Germano Nicollini, Sergio Pernici, Angelo Nagari, Pierangelo Confalonieri and Carlo Dallavalle, “Low-voltage double-sampled ΣΔ converters,” IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 1907–1919, December 1997.
[26] Pieter Harpe, Cui Zhou, Xiaoyan Wang, Guido Dolmans and Harmke de Groot, “A 30 fJ/conversion-step 8 b 0-to-10 MS/s asynchronous SAR ADC in 90 nm CMOS,” in IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 388–389, February 2010.
[27] Hua Gao, Walker R.M., Nuyujukian, P., Makinwa, K.A.A., Shenoy, K.V., Murmann, B., Meng, T.H., “A 96-Channel Full Data Rate Direct Neural Interface in 0.13 μm CMOS,” IEEE Journal of Solid-State Circuits, vol.47, no.4, pp.1043-1055, April 2012.
[28] Dale Davis, “Quick and accurate 12-lead ECG interpretation,” Lippincott Williams & Wilkins, pp. 2-36, 2005.
[29] Anonymous, “12-Lead ECG monitoring with EASI lead system”, Agilent Technologies, application note, 2000.
[30] 吳齊修，「應用於生醫系統的儀表放大器與類比基頻電路設計」，碩士論文，台灣科技大學電機所，2012。
[31] 賴甫誌，「EKG判讀」，課程講義，台北醫學大學，2011。
[32] T. Desel, T. Reichel, S. Rudischhauser, and H. Hauer, “A CMOS nine channel ECG measurement IC,” in IEEE International Conference ASIC, pp. 115–118, Octorber 1996.
[33] Refet Firat Yazicioglu, Sunyoung Kim, Tom Torfs, Hyejung Kim and Chris Van Hoof, “A 30 μW Analog Signal Processor ASIC for Portable Biopotential Signal Monitoring,” IEEE Journal of Solid-State Circuits, Vol. 46, No. 1, January 2011.