[1] Rujia Wang, Lei Jiang, Youtao Zhang, Linzhang Wang, and Jun Yang.
Selective Restore: An Energy E_cient Read Disturbance Mitigation
Scheme for Future STT-MRAM. In 2015 52nd ACM/EDAC/IEEE De-
sign Automation Conference (DAC), pages 1{6, June 2015.
[2] Xunchao Chen, Navid Khoshavi, Ronald F. DeMara, Jun Wang, Dan
Huang, Wujie Wen, and Yiran Chen. Energy-Aware Adaptive Restore
Schemes for MLC STT-RAM Cache. IEEE Transactions on Computers,
66(5):786{798, May 2017.
[3] Sanjay V. Kumar, Chris H. Kim, and Sachin S. Sapatnekar. Impact of
NBTI on SRAM Read Stability and Design for Reliability. In 7th Inter-
national Symposium on Quality Electronic Design (ISQED'06), pages 6
pp.{218, March 2006.
[4] Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, and
Yuan Xie. Hybrid Cache Architecture with Disparate Memory Tech-
nologies. In Proceedings of the 36th Annual International Symposium
on Computer Architecture (ISCA'09), pages 34{45, 2009.
[5] B. Govoreanu, G. S. Kar, Y. Y. Chen, V. Paraschiv, S. Kubicek, A. Fan-
tini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard,
T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Al-
timime, D. J. Wouters, J. A. Kittl, and M. Jurczak. 10x10nm2 Hf/HfOx
Crossbar Resistive RAM with Excellent Performance, Reliability and
Low-Energy Operation. In 2011 International Electron Devices Meet-
ing, pages 31.6.1{31.6.4, Dec 2011.
[6] Mitchelle Rasquinha, Dhruv Choudhary, Subho Chatterjee, Saibal
Mukhopadhyay, and Sudhakar Yalamanchili. An Energy E_cient
Cache Design Using Spin Torque Transfer (STT) RAM. In 2010
ACM/IEEE International Symposium on Low-Power Electronics and
Design (ISLPED), pages 389{394, Aug 2010.
[7] Wei Xu, Hongbin Sun, Xiaobin Wang, Yiran Chen, and Tong Zhang.
Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM
(STT RAM). IEEE Transactions on Very Large Scale Integration
(VLSI) Systems, 19(3):483{493, March 2011.
[8] Ping Chi, Shuangchen Li, Yuanqing Cheng, Yu Lu, Seung H. Kang,
and Yuan Xie. Architecture Design with STT-RAM: Opportunities and
Challenges. In 2016 21st Asia and South Paci_c Design Automation
Conference (ASP-DAC), pages 109{114, Jan 2016.
[9] M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Ya-
mane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and
H. Kano. A Novel Nonvolatile Memory with Spin Torque Transfer Mag-
netization Switching: Spin-Ram. In IEEE InternationalElectron Devices
Meeting, 2005. IEDM Technical Digest., pages 459{462, Dec 2005.
[10] Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. A
Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs. In
2009 IEEE 15th International Symposium on High Performance Com-
puter Architecture, pages 239{249, Feb 2009.
[11] Zhenyu Sun, Hai Li, and Wenqing Wu. A Dual-Mode Architecture
for Fast-Switching STT-RAM. In Proceedings of the 2012 ACM/IEEE
International Symposium on Low Power Electronics and Design, pages
45{50, 2012.
[12] Yiran Chen, Weng-Fai Wong, Hai Li, and Cheng-Kok Koh. Processor
Caches Built Using Multi-Level Spin-Transfer Torque RAM Cells. In
IEEE/ACM International Symposium on Low Power Electronics and
Design, pages 73{78, Aug 2011.
[13] Ping Chi, Cong Xu, Tao Zhang, Xiangyu Dong, and Yuan Xie. Using
Multi-Level Cell STT-RAM for Fast and Energy-E_cient Local Check-
pointing. In IEEE/ACM International Conference on Computer-Aided
Design (ICCAD), pages 301{308, November 2014.
[14] Yaojun Zhang, Lu Zhang, Wujie Wen, Guangyu Sun, and Yiran Chen.
Multi-Level Cell STT-RAM: Is it Realistic or Just a Dream? In
IEEE/ACM International Conference on Computer-Aided Design (IC-
CAD), pages 526{532, November 2012.
[15] Xiuyuan Bi, Mengjie Mao, Danghui Wang, and Hai Li. Unleashing the
Potential of MLC STT-RAM Caches. In IEEE/ACM International Con-
ference on Computer-Aided Design (ICCAD), pages 429{436, November
2013.
[16] Jianxing Wang, Pooja Roy, Weng-Fai Wong, Xiuyuan Bi, and Hai (He-
len) Li. Optimizing MLC-based STT-RAM Caches by Dynamic Block
Size Recon_guration. In IEEE 32nd International Conference on Com-
puter Design (ICCD), pages 133{138, October 2014.
[17] Yiran Chen, Xiaobin Wang, Wenzhong Zhu, Hai Li, Zhenyu Sun,
Guangyu Sun, and Yuan Xie. Access Scheme of Multi-Level Cell Spin-
Transfer Torque Random Access Memory and its Optimization. In 2010
53rd IEEE International Midwest Symposium on Circuits and Systems,
pages 1109{1112, Aug 2010.
[18] Xunchao Chen, Navid Khoshavi, Jian Zhou, Dan Huang, Ronald F. De-
Mara, Jun Wang, Wujie Wen, and Yiran Chen. AOS: Adaptive Over-
write Scheme for Energy-E_cient MLC STT-RAM Cache. In the 53rd
ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1{6,
June 2016.
[19] Muhammad Avais Qureshi, Hyeonggyu Kim, and Soontae Kim. A
Restore-Free Mode for MLC STT-RAM Caches. IEEE Transactions
on Very Large Scale Integration (VLSI) Systems, 27(6):1465{1469, June
2019.
[20] Huizhang Luo, Jingtong Hu, Liang Shi, Chun Jason Xue, and
Qingfeng Zhuge. Two-step State Transition Minimization for Lifetime
and Performance Improvement on MLC STT-RAM. In 2016 53nd
ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1{6,
June 2016.
[21] Arijit Raychowdhury, Dinesh Somasekhar, Tanay Karnik, and Vivek De.
Design Space and Scalability Exploration of 1T-1STT MTJ Memory
Arrays in the Presence of Variability and Disturbances. In 2009 IEEE
International Electron Devices Meeting (IEDM), pages 1{4, Dec 2009.
[22] R. Takemura, T. Kawahara, K. Ono, K. Miura, H. Matsuoka, and
H. Ohno. Highly-scalable Disruptive Reading Scheme for Gb-scale
SPRAM and Beyond. In 2010 IEEE International Memory Workshop,
pages 1{2, May 2010.
[23] Lei Jiang, Wujie Wen, Danghui Wang, and Lide Duan. Improving Read
Performance of STT-MRAM based Main Memories through Smash Read
and Flexible Read. In the 21st Asia and South Paci_c Design Automa-
tion Conference (ASP-DAC), pages 31{36, January 2016.
[24] Armin Haj Aboutalebi and Lide Duan. RAPS: Restore-Aware Pol-
icy Selection for STT-MRAM-Based Main Memory under Read Dis-
turbance. In 2017 IEEE 35th International Conference on Computer
Design (ICCD), pages 625{632, November 2017.
[25] Yaojun Zhang, Yong Li, Zhenyu Sun, Hai Li, Yiran Chen, and Alex K.
Jones. Read Performance: The Newest Barrier in Scaled STT-RAM.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23
(6):1170{1174, June 2015.
[26] Seyed Mohammad Seyedzadeh, Rakan Maddah, Alex Jones, and Rami
Melhem. Leveraging ECC to Mitigate Read Disturbance, False Reads
and Write Faults in STT-RAM. In 2016 46th Annual IEEE/IFIP Inter-
national Conference on Dependable Systems and Networks (DSN), pages
215{226, June 2016.
[27] Wen Wen, Youtao Zhang, and Jun Yang. Read Error Resilient MLC
STT-MRAM based Last Level Cache. In 2017 IEEE 35th Interna-
tional Conference on Computer Design (ICCD), pages 455{462, Novem-
ber 2017.
[28] C. J. Lin, S. H. Kang, Y. J. Wang, K. Lee, X. Zhu, W. C. Chen, X. Li,
W. N. Hsu, Y. C. Kao, M. T. Liu, W. C. Chen, YiChing Lin, M. Nowak,
N. Yu, and Luan Tran. 45nm Low Power CMOS Logic Compatible
Embedded STT MRAM Utilizing a Reverse-Connection 1T/1MTJ Cell.
In 2009 IEEE International Electron Devices Meeting (IEDM), pages 1{
4, Dec 2009.
[29] S. Ikeda, K. Miura, H. Yamamoto, K. Mizunuma, H. Gan, M. Endo,
S. Kanai, J. Hayakawa, F. Matsukura, and H. Ohno. A Perpendicu-
laranisotropy CoFeB-MgO Magnetic Tunnel Junction. Nature Materials,
9(9):721{724, July 2010.
[30] Masatoshi Yoshikawa, Eiji Kitagawa, Toshihiko Nagase, Tadaomi Dai-
bou, Makoto Nagamine, Katsuya Nishiyama, Tatsuya Kishi, and Hiroaki
Yoda. Tunnel Magnetoresistance Over 100% in MgO-Based Magnetic
Tunnel Junction Films With Perpendicular Magnetic L10-FePt Elec-
trodes. IEEE Transactions on Magnetics, 44(11):2573{2576, Nov 2008.
[31] A. Driskill-Smith, D. Apalkov, V. Nikitin, X. Tang, S. Watts, D. Lottis,
K. Moon, A. Khvalkovskiy, R. Kawakami, X. Luo, A. Ong, E. Chen, and
M. Krounbi. Latest Advances and Roadmap for In-Plane and Perpen-
dicular STT-RAM. In 2011 3rd IEEE International Memory Workshop
(IMW), pages 1{3, May 2011.
[32] Linuo Xue, Yuanqing Cheng, Jianlei Yang, Peiyuan Wang, and Yuan
Xie. ODESY: A Novel 3T-3MTJ Cell Design with Optimized Area
Density, Scalability and Latency. In 2016 IEEE/ACM International
Conference on Computer-Aided Design (ICCAD), pages 1{8, Nov 2016.
[33] T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee,
R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi,
H. Matsuoka, and H. Ohno. 2Mb Spin-Transfer Torque RAM (SPRAM)
with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction
Current Read. In 2007 IEEE International Solid-State Circuits Confer-
ence. Digest of Technical Papers, pages 480{617, Feb 2007.
[34] Ki Chul Chun, Hui Zhao, Jonathan D. Harms, Tae-Hyoung Kim, Jian-
Ping Wang, and Chris H. Kim. A Scaling Roadmap and Performance
Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for
High-Density Cache Memory. IEEE Journal of Solid-State Circuits, 48
(2):598{610, Feb 2013.
[35] Ping Chi, Cong Xu, Xiaochun Zhu, and Yuan Xie. Building Energy-
E_cient Multi-Level Cell STT-MRAM Based Cache Through Dynamic
Data-Resistance Encoding. In Fifteenth International Symposium on
Quality Electronic Design, pages 639{644, March 2014.
[36] Liu Liu, Ping Chi, Shuangchen Li, Yuanqing Cheng, and Yuan Xie.
Building Energy-E_cient Multi-Level Cell STT-RAM Caches with Data
Compression. In 2017 22nd Asia and South Paci_c Design Automation
Conference (ASP-DAC), pages 751{756, Jan 2017.
[37] T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka,
and H. Ohno. A Multi-Level-Cell Spin-Transfer Torque Memory with
Series-Stacked Magnetotunnel Junctions. In 2010 Symposium on VLSI
Technology, pages 47{48, June 2010.
[38] Hyeonggyu Kim, Soontae Kim, and Jooheung Lee. Write-Amount-
Aware Management Policies for STT-RAM Caches. IEEE Transactions
on Very Large Scale Integration (VLSI) Systems, 25(4):1588{1592, April
2017.
[39] Jaewoong Sim, Jaekyu Lee, Moinuddin K. Qureshi, and Hyesoon Kim.
FLEXclusion: Balancing Cache Capacity and On-Chip Bandwidth via
Flexible Exclusion. In 2012 39th Annual International Symposium on
Computer Architecture (ISCA), pages 321{332, June 2012.
[40] Weisheng Zhao, Claude Chappert, Virgile Javerliac, and Jean-Pierre
Noziere. High Speed, High Stability and Low Power Sensing Ampli_er
for MTJ/CMOS Hybrid Logic Circuits. IEEE Transactions on Magnet-
ics, 45(10):3784{3787, Oct 2009.
[41] Clinton W. Smullen, Anurag Nigam, Sudhanva Gurumurthi, and
Mircea R. Stan. The STeTSiMS STT-RAM Simulation and Modeling
System. In 2011 IEEE/ACM International Conference on Computer-
Aided Design (ICCAD), pages 318{325, Nov 2011.
[42] Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Wei Wu, Dinesh
Somasekhar, and Shih-Lien Lu. Reducing Cache Power with Low-cost,
Multi-bit Error-correcting Codes. In Proceedings of the 37th Annual
International Symposium on Computer Architecture, pages 83{93, 2010.
[43] John L. Henning. SPEC CPU2006 Benchmark Descriptions. SIGARCH
Comput. Archit. News, 34(4):1{17, sep 2006.
[44] Amir Mahdi Hosseini Monazzah, Hamed Farbeh, and Seyed Ghassem
Miremadi. LER: Least-Error-Rate Replacement Algorithm for Emerg-
ing STT-RAM Caches. IEEE Transactions on Device and Materials
Reliability, 16(2), June 2016.
[45] Zahra Azad, Hamed Farbeh, Amir Mahdi Hosseini Monazzah, and
Seyed Ghassem Miremadi. An E_cient Protection Technique for Last
Level STT-RAM Caches in Multi-Core Processors. IEEE Transactions
on Parallel and Distributed Systems, 28(6):1564{1577, June 2017.
[46] Elham Cheshmikhani, Hamed Farbeh, Seyed Ghassem Miremadi, and
Hossein Asadi. TA-LRW: A Replacement Policy for Error Rate Reduc-
tion in STT-MRAM Caches. IEEE Transactions on Computers, 68(3):
455{470, March 2019.
[47] Amin Jadidi, Mohammad Arjomand, Mahmut T. Kandemir, and
Chita R. Das. Performance and Power-E_cient Design of Dense Non-
Volatile Cache in CMPs. IEEE Transactions on Computers, 67(7):1054{
1061, July 2018.
[48] Imtiaz Ahmad, Mahmoud Imdoukh, and Mohammad Gh. Alfailakawi.
Extending multi-level STT-MRAM cell lifetime by minimising two-step
and hard state transitions in hot bits. IET Computers Digital Tech-
niques, 11(6):214{220, 2017.
[49] Xiuyuan Bi, Mengjie Mao, Danghui Wang, and Hai Helen Li. Cross-
Layer Optimization for Multilevel Cell STT-RAM Caches. IEEE Trans-
actions on Very Large Scale Integration (VLSI) Systems, 25(6):1807{
1820, June 2017.