[1] X. Bi, M. Mao, D. Wang, and H. H. Li. Cross-layer optimization for
multilevel cell stt-ram caches. IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, 25(6):1807–1820, June 2017.
[2] X. Chen, N. Khoshavi, R. F. DeMara, J. Wang, D. Huang, W. Wen,
and Y. Chen. Energy-aware adaptive restore schemes for mlc stt-ram
cache. IEEE Transactions on Computers, 66(5):786–798, May 2017.
[3] John L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH
Comput. Archit. News, 34(4):1–17, September 2006.
[4] Brian M. Rogers, Anil Krishna, Gordon B. Bell, Ken Vu, Xiaowei Jiang,
and Yan Solihin. Scaling the bandwidth wall: Challenges in and avenues
for cmp scaling. In Proceedings of the 36th Annual International
Symposium on Computer Architecture, pages 371–382, June 2009.
[5] X. Chen, N. Khoshavi, J. Zhou, D. Huang, R. F. DeMara, J. Wang,
W. Wen, and Y. Chen. Aos: Adaptive overwrite scheme for energyefficient
mlc stt-ram cache.
[6] X. Chen, J. Wang, and J. Zhou. Promoting mlc stt-ram for
the future persistent memory system. In 2017 IEEE 15th Intl
Conf on Dependable, Autonomic and Secure Computing, 15th Intl
Conf on Pervasive Intelligence and Computing, 3rd Intl Conf on
Big Data Intelligence and Computing and Cyber Science and Tech-
nology Congress(DASC/PiCom/DataCom/CyberSciTech), pages 1180–
1185, Nov 2017.
[7] J. Wang, P. Roy, W. Wong, X. Bi, and H. Li. Optimizing mlc-based sttram
caches by dynamic block size reconfiguration. In 2014 IEEE 32nd
International Conference on Computer Design (ICCD), pages 133–138,
Oct 2014.
[8] R. Wang, L. Jiang, Y. Zhang, L. Wang, and Jun Yang. Selective restore:
An energy efficient read disturbance mitigation scheme for future
stt-mram. In 2015 52nd ACM/EDAC/IEEE Design Automation Con-
ference (DAC), pages 1–6, June 2015.
[9] B. Wu, Y. Cheng, P. Dai, J. Yang, Y. Zhang, D. Liu, Y. Wang, and
W. Zhao. Thermosiphon: A thermal aware nuca architecture for write
energy reduction of the stt-mram based llcs. In 2017 IEEE/ACM Inter-
national Conference on Computer-Aided Design (ICCAD), pages 474–
481, Nov 2017.
[10] Z. Sun, X. Bi, H. Li, W. Wong, Z. Ong, X. Zhu, and W. Wu. Multi
retention level stt-ram cache designs with a dynamic refresh scheme. In
2011 44th Annual IEEE/ACM International Symposium on Microarchi-
tecture (MICRO), pages 329–338, Dec 2011.
[11] K. Kuan and T. Adegbija. Lars: Logically adaptable retention time
stt-ram cache for embedded systems. In 2018 Design, Automation Test
in Europe Conference Exhibition (DATE), pages 461–466, March 2018.
[12] X. Bi, M. Mao, D. Wang, and H. Li. Unleashing the potential of
mlc stt-ram caches. In 2013 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD), pages 429–436, Nov 2013.
[13] Y. Chen, W. Wong, H. Li, and C. Koh. Processor caches built using
multi-level spin-transfer torque ram cells. In IEEE/ACM International
Symposium on Low Power Electronics and Design, pages 73–78, Aug
2011.
[14] K. C. Chun, H. Zhao, J. D. Harms, T. Kim, J. Wang, and C. H. Kim. A
scaling roadmap and performance evaluation of in-plane and perpendic-ular mtj based stt-mrams for high-density cache memory. IEEE Journal
of Solid-State Circuits, 48(2):598–610, Feb 2013.
[15] W. Zhao, C. Chappert, V. Javerliac, and J. Noziere. High speed, high
stability and low power sensing amplifier for mtj/cmos hybrid logic circuits.
IEEE Transactions on Magnetics, 45(10):3784–3787, Oct 2009.
[16] R. Takemura, T. Kawahara, K. Ono, K. Miura, H. Matsuoka, and
H. Ohno. Highly-scalable disruptive reading scheme for gb-scale spram
and beyond. In 2010 IEEE International Memory Workshop, pages 1–2,
May 2010.
[17] Y. Zhang, L. Zhang, W. Wen, G. Sun, and Y. Chen. Multi-level cell sttram:
Is it realistic or just a dream? In 2012 IEEE/ACM International
Conference on Computer-Aided Design (ICCAD), pages 526–532, Nov
2012.
[18] Y. Chen, W. Wong, H. Li, and C. Koh. Processor caches built using
multi-level spin-transfer torque ram cells. In IEEE/ACM International
Symposium on Low Power Electronics and Design, pages 73–78, Aug
2011.
[19] L. Liu, P. Chi, S. Li, Y. Cheng, and Y. Xie. Building energy-efficient
multi-level cell stt-ram caches with data compression. In 2017 22nd Asia
and South Pacic Design Automation Conference (ASP-DAC), pages
751–756, Jan 2017.
[20] P. Chi, C. Xu, T. Zhang, X. Dong, and Y. Xie. Using multi-level
cell stt-ram for fast and energy-efficient local checkpointing. In 2014
IEEE/ACM International Conference on Computer-Aided Design (IC-
CAD), pages 301–308, Nov 2014.
[21] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt,
Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower,
Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell,
Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood.The gem5 simulator. SIGARCH Comput. Archit. News, 39(2):1–7, August
2011.
[22] Cloyce D. Spradling. Spec cpu2006 benchmark tools. SIGARCH Com-
put. Archit. News, 35(1):130–134, March 2007.