本論文旨在改善CMOS直流-直流轉換器之暫態響應。有別於傳統降壓式直流-直流轉換器系統中所使用的誤差放大器(Error Amplifier)，本論文採用轉導放大器(Operational Transconductance Amplifier, OTA)來實現，優點為補償電路設計容易，因為OTA的主極點在輸出端。除此之外本論文將提出加速轉導放大器暫態響應的機制，因為改善轉導放大器的暫態響應將同時改善直流-直流轉換器的暫態響應。本論文將透過實現具頻率補償之高速緩衝器的加速機制來驗證加速轉導放大器的可行性，再將具有加速機制之轉導放大器應用於降壓式直流-直流轉換器，相較於傳統的轉導放大器將有更快速的暫態響應。
本篇論文以台積電0.35 μm 2P4M 3.3/5V CMOS製程實現，規格如下：輸入電壓為5 V，輸出電壓為3.3 V，工作頻率為1 MHz，輸出負載電流範圍為10 mA至500 mA。根據模擬結果，使用本論文所提出的加速轉導放大器將使降壓式直流-直流轉換器的回復時間由18 μs改善至6 μs。

The concept of this thesis is to improve the transition response of CMOS DC-DC converters. It adopts an operational transconductance amplifier (OTA) as an error amplifier. Owing to the dominant pole at the output, it can be compensated easily. In addition, this these proposes a mechanism for improving OTA transition response. By improving transition response of OTA, the transition response of the DC-DC converter is enhanced, too. This thesis will achieve a high speed buffer with frequency compensation to verify the feasibility of accelerating OTA. Compared to the traditional OTA, the DC-DC converter has the faster transition response when the accelerated OTA is used.
The chip is implemented by TSMC 0.35 μm 2P4M CMOS process. The specifications of the DC-DC converter are: the input voltage is 5 V, output voltage is 3.3 V, and the operating frequency is 1 MHz. The Output current range is 10 mA to 500 mA. According to the results of simulation, the recovery time of the DC-DC converter with the proposed OTA is improved from 18 μs to 6 μs.

[1] J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, “A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342–2348, Dec. 2004.
[2] H. Deng, X. Duan, N. Sun, Y. Ma, A. Q. Huang, and D. Chen, “Monolithically Integrated Boost Converter Based on 0.5-μm CMOS Process,” IEEE J. Solid-State Circuits, vol. 20, no. 3, pp. 628–638, May 2005.
[3] P. Li, L. Xue, P. Hazucha, T. Karnik, and R. Bashirullah, “A Delay-Locked Loop Synchronization Scheme for High-Frequency Multiphase Hysteretic DC-DC Converters.,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3131–3145, Nov. 2009.
[4] 梁適安，交換式電源供應器之理論與實務設計，二版，全華科技圖書，2008，第12-43頁。
[5] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, Norwell, MA: Kluwer Academic, 2001.
[6] C. W. Lu, and K. J. Hsu, “A High-Speed Low-Power Rail-to-Rail Column Driver for AMLCD Application,” IEEE J. Solid-State Circuits, vol. 39, pp. 1313-1320, Aug. 2004.
[7] P. E. Allen and D. R. Hoolberg, CMOS Analog Circuit Design, New York: Oxford. 2002.
[8] P. C. Yu, and J. C. Wu, “A Class-B Output Buffer for Flat-Panel-Display Column Driver”, IEEE J. Solid-State Circuits, vol. 34, No.1, pp. 116-119, Jan. 1999.
[9] C. W. Lu, “High-Speed Driving Scheme and Compact High-Speed Low-Power Rail-to-Rail Class-B Buffer Amplifier for LCD Applications,” IEEE J. Solid-State Circuits, vol. 39, pp. 1938-1947, November, 2004.
[10] I. Fujimori-Chen, R. Muller, W. Fazio, A. Farrell, and D. Whitney, “A 10b 75ns CMOS Scanning-Display-Driver System for QVGA LCDs” IEEE International Solid-State Circuits Conference, pp. 171-173, Feb. 2008.
[11] Tetsuro Itakura, Hironori Minamizaki, Tetsuya Saito, and Tadashi Kuroda, “A 402-Output TFT-LCD Driver IC With Power Control Based on the Number of the Colors Selected,” IEEE J. Solid-State Circuits, vol. 38, pp. 503-510, Mar. 2003.
[12] Cheung Fai Lee and Philip K. T. Mok, “A Monolithic Current-Mode CMOS DC-DC Converter With On-Chip Current-Sensing Technique,” IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan. 2004.
[13] Yuan Yen Mai and Philip K. T. Mok, “A Constant Frequency Output-Ripple-Voltage-Based Buck Converter Without Using Large ESR Capacitor” IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 55, no. 8, August 2008.
[14] K. H. Chen, C. J. Chang, and T. H. Liu, “Bidirectional Current-Mode Capacitor Multipliers for On-Chip Compensation,” IEEE Trans. Power Electron, vol. 23, no. 1, pp.180-188, Jan. 2008.
[15] Xiaohua Fan, Chinmaya Mishra, and Edgar Snchez, ”Single Miller Capacitor Frequency Compensation Technique for Low-Power Multistage Amplifiers,” IEEE J. Solid-State Circuits, vol. 40, no. 3, Mar. 2005.