本論文旨在研製一應用於機櫃式伺服器電腦中央處理器之電壓調節模組，此模組可將電源供應器的12 V轉換成中央處理器所需要的工作電壓1.6 V～2.0 V，並以數位控制晶片實現電壓、電流偵測與系統穩定度控制設計，且能符合英特爾中央處理器規範。電壓調節模組電路使用「多相式降壓型同步整流轉換器」作為電路主結構，並搭載六相各交錯60 º導通的功率級實現電源設計。電路工作原理、設計考量以及系統穩定度控制等皆於本論文中進行詳細分析與探討。論文中藉由模擬與實際測試各項電氣驗證，證明能符合Intel CPU的設計規範。電源轉換器最大輸出電流255 A，轉換效率最高達95 %，且可提供快速暫態響應以及可靠的系統穩定度控制等特色。

This thesis aims to study and develop a voltage regulator module (VRM) for central processor unit (CPU) in rack server system. This module transfers 12V from power supply units to 1.6V~2.0V output that CPU needs; design uses digital integrated circuit control chip to realize voltage, current monitor, system stability control, and meets Intel CPU spec. The VRM circuit consists of multi-phase synchronous buck converter and six-phase power stages which interleave each other by 60º. The circuit operation theory, design consideration and system stability control will be analyzed and discussed in the thesis. Design is verified meeting Intel CPU specification by simulation and real electrical validation. This module is capable of supporting maximum output current 255A, maximum conversion efficiency 95%, and also providing fast transient reposes and reliable system stability control features.

[1]L. Chen, B. Shi and C. Lu, “Design and test of a synchronous PWM switching regulator system,” in IEEE APCCAS, 2000.
[2]N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications, and Design, Third Edition, John Wiley & Sons Inc., 2003.
[3]K. Yao, Y. Ren, J. Sun, K. Lee, M. Xu, J. Zhou, and F. C. Lee, “Adaptive voltage position design for voltage regulators,” in IEEE Power Electronics Conference, 2004.
[4]D. Mattingly, “Designing stable compensation networks for single phase voltage mode buck regulators,” Intersil Application Note, May 2003.
[5]Y. Li, K. H. Ang, and G. C. Y. Chong, “PID control system analysis and design - problems, remedies, and future directions,” IEEE Control Systems Magazine, vol. 26, no. 1, pp. 32-41, Feb. 2006.
[6]Intel Corporation, “Purley basin falls platform power delivery test plan off-roadmap,” Intel Test Plan, doc. no. 557267, rev 0.91, Aug. 2016.
[7]Infineon Corporation, “VR13 Multi-rail / Multiphase digital controllers,” Infineon Datasheet, Jan. 2017
[8]Intel Corporation, “VR13 and VR13HC pulse width modulation spec,” Intel Design Guide, doc. no. 544905, rev. 1.3, June 2017.
[9]J. Radhakrishnan, J. Ejury, and W. Moussa, “ How load-line will help the application, advantages of implementing Load-Line in a multi-phase buck converter design for applications requiring currents of 200 A to 1000 A with high dynamic content,” Infineon Application Note, Mar. 2019.
[10]Infineon Corporation, “Smart power stage IR35411,” Infineon Datasheet, Sept. 2017.
[11]Intel Corporation, “VRD 11.1 processor power delivery design guidelines,” Intel Design Guide, doc. no. 355844, rev. 1.1, Oct. 2008.
[12]Texas Instrument, “TPS53667 datasheet,” Texas Instruments Datasheet, Feb. 2017.
[13]V. Chang, “Chilisin electronics SFS100875T series,” Chilisin Datasheet, rev. 20151002, Oct. 2015.
[14]C. Parisi, “Multiphase buck design from start to finish,” Texas Instruments Application Note, Revised, May 2019.
[15]J. Arrigo, “Input and output capacitor selection,” Texas Instruments Application Note, Feb. 2006.
[16]Infineon Power Management and Multimarket, “VR13 65nm digital controller voltage regulator simulation model (SIMPLIS) user guide,” Infineon Application Note, Oct. 2015.
[17]Intel Corporation, “Purley processor power delivery automation script examples user guide,” Intel Design Guide, doc. no. 567177, rev. 0.85, May 2017.
[18]Seam Hung，輕鬆完成高效率的降壓型電源設計，關鍵技術報告Tech Report，零組件雜誌，二月號，2012。
[19]J. Klein, “Synchronous buck MOSFET loss calculations,” Fairchild Semiconductor Application Note, AN-6005, Apr. 2006.
[20]李振元，應用於筆記型電腦之二相式直流/直流轉換器研製，國立臺灣科技大學電子工程系碩士學位論文，2009年。