簡易檢索 / 詳目顯示

研究生: 李承昱
Cheng-Yu Lee
論文名稱: 具飛馳電容電壓平衡控制之三階層單電感雙輸出降壓型轉換器
Three Level Single Inductor Dual Output Buck Converter with Flying Capacitor Voltage Balance Control
指導教授: 林景源
Jing-Yuan Lin
口試委員: 林景源
Jing-Yuan Lin
邱煌仁
Huang-Jen Chiu
張佑丞
Yu-Chen Chang
許益捷
Yi-Chieh Hsu
學位類別: 碩士
Master
系所名稱: 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年: 2021
畢業學年度: 109
語文別: 中文
論文頁數: 66
中文關鍵詞: 單電感多輸出架構三階層降壓式轉換器電壓模式控制
外文關鍵詞: Single Inductor Mutiple Output (SIMO), Three-level Buck Converter, Voltage Mode Control
相關次數: 點閱:183下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著在系統單晶片(System on Chip, SOC)在手持裝置以及面板的發展下,更小的面積或是更小的電壓、電流漣波以及能夠輸出多組電壓的轉換器需求,本論文提出利用三階層單電感雙輸出的方式以改善此應用場合,主要特色為三階層降壓型轉換器能夠將電流漣波變小,在需要相同大小的漣波下,能夠將電感的大小縮小,達到節省面積的功能,並且使用電壓模式控制加上將電容電壓回授的方式。同時利用單電感雙輸出的方式能夠達到只使用一組降壓型轉換器達到多輸出的方式,取代先前需要做多組轉換器以達到相同效果。
    本論文採用TSMC 0.18 μm 1P6M CMOS製程實現,晶片的面積包含內部PADs為2.23×2.2 mm2 。本文輸入電壓為3.3 V,供應電壓為3.3 V以及1.8 V、輸出電壓分別為1.8 V以及1.2 V,切換頻率為2~4MHz,PCB上面外掛電感以及輸出電容分別為1μH與10 μF,輸出負載範圍為200 mA至800 mA。


    Development of system-on-chip (SoC, system-on-chip) handheld devices and panel device, converter will want to achieve more smaller area and the ripple of the voltage and current, and need more output voltage to drive the after-stage circuit. This thesis show the method of three-level single inductor dual output, the characteristic of three-level converter is can reduce the ripple of current, when we need the same ripple, it can reduce the area of the inductor, and use flying capacitor feedback voltage mode to control it. Simultaneously, use single inductor dual output method can use one buck converter to reach multiple output.
    The chip of this thesis is implemented with TSMC 0.18 μm 1P6M CMOS technology and the size of chip including pads is 2.23×2.2 mm2. The input voltage is 3.3 V, the supply voltage are 3.3V and 1.8V. The output voltages are 1.8 V and 1.2 V, and the switching frequency is 2~4 MHz. PCB layout include the off chip inductance and capacitance are 1 μH and 10 μF. The output load range is 200 mA to 800 mA.

    摘 要 i ABSTRACT ii 誌 謝 iii 目 錄 iv 圖目錄 ii 表目錄 x 第一章 緒論 1 1.1研究動機與目的 1 1.2論文大綱 2 第二章 三階層降壓式轉換器的架構與控制方法 3 2.1三階層降壓式轉換器簡介 3 2.2三階層降壓式轉換器工作原理 4 2.3三階層降壓式轉換器控制模式 8 2.4二階層與三階層降壓式轉換器電感電流漣波比較 12 第三章 單電感雙輸出的架構與控制方法 13 3.1單電感雙輸出降壓式轉換器簡介 13 3.2單電感雙輸出降壓式轉換器工作原理 17 3.3 單電感雙輸出降壓式轉換器控制模式 18 3.3.1電壓模式控制 18 3.3.2隨載變頻與定頻控制 21 第四章 三階層單電感雙輸出降壓式轉換器原理與控制方法 22 4.1 電路簡介 22 4.2 電路動作分析 23 4.3 控制方法 26 4.4 補償器 32 4.4.1 Type II 補償器 32 4.4.2 Type III補償器 33 4.5電路規格 34 第五章 轉換器設計與實現 35 5.1轉換器電路實現 35 5.2子電路設計 36 5.2.1鋸齒波產生器 36 5.2.2錯相鋸齒波產生器 37 5.2.3上閉開關電流偵測之電路 39 5.2.4差動差分放大器 40 5.2.5 訊號偵測電路 42 5.2.6 死區時間 43 5.3電路波德圖 45 第六章 模擬結果 48 6.1 轉換器模擬波形 48 6.2 模擬結果比較與說明 53 第七章 晶片量測結果 54 7.1 晶片佈局圖以及晶片顯微圖 54 7.2 晶片腳位配置與定義 56 7.3 量測波形 59 7.4 量測結果 61 第八章 結論與未來展望 62 8.1結論 62 8.2未來展望 63 參考文獻 64

    [1] Ming Qin, Jianping Xu, Guohua Zhou and Qingbo Mu, “Analysis and comparison of voltage-mode and current-mode pulse train control buck converter,” 2009 4th IEEE Conference on Industrial Electronics and Applications, 2009, pp. 2924-2928, doi: 10.1109/ICIEA.2009.5138744.
    [2] L. L. Chen, J. P. Xu, S. N. Cheng, L. Liu and L. F. Deng, “Stability analysis and AC modeling of high-efficiency BUCK/BOOST converter,” 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, 2008, pp. 1-4, doi: 10.1109/EDSSC.2008.4760746.
    [3] Sizhen Li, Xuecheng Zou and Xiaofei Chen, “A nonlinear control buck converter with fast transient response,” Proceedings of the 2009 12th International Symposium on Integrated Circuits, 2009, pp. 45-48
    [4] J. Xue, L. Cong and H. Lee, “100-V 2-MHz isolated QSW-ZVS three-level DC-DC converter with on-chip dynamic dead-time controlled synchronous gate driver for eGaN power FETs,” 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), 2015, pp. 451-454, doi: 10.1109/APEC.2015.7104389.
    [5] X. Liu, C. Huang and P. K. T. Mok, “A High-Frequency Three-Level Buck Converter With Real-Time Calibration and Wide Output Range for Fast-DVS,” in IEEE Journal of Solid-State Circuits, vol. 53, no. 2, pp. 582-595, Feb. 2018, doi: 10.1109/JSSC.2017.2755683.
    [6] L. Chu et al., “10.5 A three-level single-inductor triple-output converter with an adjustable flying-capacitor technique for low output ripple and fast transient response,” 2017 IEEE International
    Solid-State Circuits Conference (ISSCC), 2017, pp. 186-187, doi: 10.1109/ISSCC.2017.7870323.
    [7] J. P. Rodrigues, S. A. Mussa, M. L. Heldwein and A. J. Perin, “Three-Level ZVS Active Clamping PWM for the DC–DC Buck Converter,” in IEEE Transactions on Power Electronics, vol. 24, no. 10, pp. 2249-2258, Oct. 2009, doi: 10.1109/TPEL.2009.2022535.
    [8] E. Bonizzoni, F. Borghetti, P. Malcovati, F. Maloberti and B. Niessen, “A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter,” 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, pp. 526-619, doi: 10.1109/ISSCC.2007.373526.
    [9] Shuhan Zhou, Guohua Zhou, Duo Xu, Xiang Ran and Shungang Xu, “Voltage-mode variable frequency control for single-inductor dual-output buck converter with fast transient response,” 2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia (IFEEC 2017 - ECCE Asia), 2017, pp. 1339-1344, doi: 10.1109/IFEEC.2017.7992238.
    [10] X. Liu, P. K. T. Mok, J. Jiang and W. Ki, “Analysis and Design Considerations of Integrated 3-Level Buck Converters,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 5, pp. 671-682, May 2016, doi: 10.1109/TCSI.2016.2556098.
    [11] Kun-Yu Lin, Chun-Shih Huang, Dan Chen and K. H. Liu, “Modeling and design of feedback loops for a voltage-mode single-inductor dual-output buck converter,” 2008 IEEE Power Electronics Specialists Conference, 2008, pp. 3389-3395, doi: 10.1109/PESC.2008.4592479.
    [12] M. Belloni, E. Bonizzoni, and F. Maloberti, “On the Design of SingleInductor Multiple-Output DC-DC Buck Converters,” to
    [13] Kousuke Miyaji, Yuki Karasawa, Takanobu Fukuoka, “A 92.8% Efficiency Adaptive-On/Off-Time Control 3-Level Buck Converter for Wide Conversion Ratio with Shared Charge Pump Intermediate Voltage Regulator,” IEEE Symposium on VLSI Circuits, 2018

    無法下載圖示 全文公開日期 2024/07/29 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)
    全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
    QR CODE