在現今的控制系統上，由於高速的數位控制器常常是高價而且複雜性高，低速的單晶片卻無法滿足控制的需求，因此本文主旨為提出一個由可程式邏輯閘陣列FPGA(Field Programmable Gate Array)所設計之低成本、高速、且具彈性的伺服控制晶片，在核心控制器方面利用快速的RNS數位演算法來設計現今工業上常用的PID控制器結構，並為演算法PID結構提供一個有效的數位實現方法，使系統能達到以更高的處理速度來做控制，也為晶片加入伺服控制系統上常用的偵測週邊及通訊分析之功能，使其成為一個完整的現場控制裝置，以提供微處理器所無法達到的彈性化控制系統。

On the modern control system, due to the high speed digital signal processor which is high price and complex, the lower speed microprocessor can’t suffice for the requirement of control. So the main idea of this paper is used FPGA devices to designed the lower cost, high speed, and flexible servo control chip. In the aspect of the center controller, we use express RNS digital algorithm to design frequently-used structure of PID controller in the modern industry and provide an efficient digital realizable method. The application can make the system to process high-precision and high-speed. Another way, adding the tracing around and analyzing communication which are common used on the servo control system for the chip. That could be a complete apllications of locality control system and provide the flexible control which microprocessor can’t achieve.

[1] Residue number system arithmetic : modern applications in
digital signal processing . New York :Institute of Electrical
and Electronics Engineers,c1986.

[2] Maltar, L.; Felipe, C.B.; Franca, M.G.; Alves, V.C.;
Amorim, “Implementation of RNS addition and RNS multiplication
into FPGAs,”C.L.;FPGAs for Custom Computing Machines, 1998.
Proceedings. IEEE Symposium on 15-17 April 1998 Page(s):331 -
332 Digital Object Identifier 10.1109/FPGA.1998.707940.

[3] G.A. Jullien, “Implementation of Multiplication, Modulo a Prime
Number, with Applications to Number theoretic Transforms,” IEEE
Trans. on Computers, vol.29, no. 10, pp. 899-905, October 1980.

[4] Melanie Dugdale, “VLSI Implementation of Residues Adders Based
on Binary Adders,” IEEE Trans. on Circuit and Systems- II:
Analog and Digital Signal Processing, vol. 39, no. 5, pp. 325-
329, May 1992.

[5] A. Skavantzos and Y. Wang, Signals, “New Efficient RNS-to-
Weighted Decoders for conjugate Pair Moduli Residue Number
Systems,” Systems, and Computers, 1999. Conference Record of
the Thirty- Third Asilomar Conference on Volume 2, 24-27 Oct.
1999 Page(s):1345 - 1350 vol.2 Digital Object Identifier
10.1109 /ACSSC.1999.831926.

[6] Y. Wang, “New Chinese Remainder Theorems,” in Proceedings of
the Thirty Second Asilomar Conference on Signals, Sysferns arid
Compufers , Volume 1, 1-4 Nov. 1998 Page(s):165 - 171 vol.1
Digital Object Identifier 10.1109/ACSSC.1998.750847.

[7] Cerl/Ee ,“Digital design Vhdl Laboratory notes,” Copyright
1996 DR. CECIL ALFORD TSAI CHI HUANG,Octorber 16, (1996).

[8] Dr Uwe Meyer-Baese , ph.D ,“Digital Signal Processing with
FPGA,” Springer-Verlag Berlin Heidelberg New York,(2001).

[9] advanced VLSI Design NTUEE 吳安宇,“Overview of residue number
system advanced VLSI Design,” Tainan ,Taiwan,R.O.C. 10/29/2001.

[10] 何金滿編譯，數位控制系統，台北巿,五南,民76。

[11] 電機工程手冊編輯委員會，電腦與自動控制原理與技術，台北市,五南,2002[民
91]。
[12] 張道弘編譯，PID 控制理論與實務，台北巿,全華,民84。

[13] 黃煌翔編著，介面技術與週邊設備，台北市,全華,民92。

[14] 李梓民編譯，類比一數位轉換手冊，台北巿,全華,民77。

[15] 戴顯權編著，資料壓縮，高雄市,紳藍,2002[民91]。

[16] 林容益編著，CPU/SOC及週邊設計發展實作(FPGA/CPLD)，台北市,全華,2003
[民92]。

[17] 范逸之、江文賢、陳立元編著，C++ Builder 與 RS232 串列通訊控制，台北
市，文魁，民92。