本論文主要分成二個部分，它們分別使用了標準台積電0.35微米和台積電0.18微米CMOS製程去實現。第一個部分是以變壓器為共振腔之2.4GHz注入鎖定除頻器，LC 共振腔包含二個自製變壓器來取代交叉偶合，壓控振盪器有雙相位平衡的輸出且透過可變電容調整頻率，另使用一 N型電晶體 将注入訊號引入振盪器之內。第二個部分是9/4.5GHz壓控振盪器/四相位注入鎖定除頻器，使用一個9GHz的考畢子壓控震盪器注入兩個互補式CMOS壓控震盪器來產生四相位的輸出，並利用PMOS來減少其閃爍雜訊，以獲得更好的相位雜訊。

This thesis is mainly composed of two topics, which are implemented by using standard TSMC 0.35um and TSMC 0.18um CMOS process respectively. The first one is the 2.4-GHz injection locked frequency divider with a transformer based LC tank. The LC resonator consists of two homemade transformer and varactors. The balanced VCO has two differential outputs and the frequency is tuned by varactors. The designed ILFD is based on direct injection with a n type transistor. The second one is the 9/4.5GHz VCO/ quadrature injection locked frequency divider circuit by using a 9GHz Colpitts VCO to inject signals into two complementary type CMOS VCOs to produce the quadrature outputs. It makes use of PMOS to reduce flicker noise in order to get better phase noise.

References
[1]J. Roggers, C. Plett, Radio Frequency Integrated Circuit Design, Artech House, 2003
[2]B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
[3]B. Razavi, “A study of phase noise in CMOS oscillators, ” IEEE J. Solid-State Circuits, vol. 31, March. 1996, Page(s): 331-343.
[4]A. Hajimiri, and T. H. Lee, The Design of Low Noise Oscillators, Kluwer Academic Publishers, 1999.
[5]B. De Muer, M. Borremans, M. Steyaert, and G. Li Puma, “A 2-GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization,” IEEE J. Solid-State Circuits, vol. 35, July 2000, Page(s): 1034-1038.
[6]S. Levantino, C. Samori, A. Bonfanti, S.L.J. Gierkink, A.L. Lacaita, and V. Boccuzzi, “Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise upconversion,” IEEE J. Solid-State Circuits, vol. 37, Aug. 2002, Page(s): 1003-1011.
[7]B. Razavi, Design of Analog CMOS Integrated Circuits, Mc Graw Hill, 2001.
[8]J. J. Kim, B. Kim, “A low-phase-noise CMOS LC oscillators with a Ring Structure,” ISSCC Digest of Technical Papers, pp.430-431, Feb. 2000.
[9]J. Savoj, B. Razavi, High-Speed CMOS Circuits For Optical Receivers, Kluwer Academic Publishers, 2001.
[10]K. Shu, E. Sanchez-Sinencio, CMOS PLL Synthesizers : Analysis and Design, Springer, 2005.
[11]A. Porret, T. Melly, C. Enz, and E, Vittoz, “Design of high-Q varactors for low-power wireless applications using a standard CMOS process,” IEEE J. Solid-State Circuits, vol. 35, pp. 337-345, Mar. 2000.
[12]F. Svelto, P. Erratico, S. Manzini, and R. Castello, “A metal oxide semiconductor varactor,” IEEE Electron Device Lett., vol. 20, pp. 164-166, Apr. 1999.
[13]P. Andreani and S. Mattisson, “On the use of MOS varactors in RF VCO’s,” IEEE J. Solid-State Circuits, vol. 35, pp. 905-910, June 2000.
[14]T. Soorapanth, C. Yue, D. Shaeffer, T. Lee, and S. Wong, “Analysis and optimization of accumulation-mode varactor for RF ICs,” in 1998 Symp. VLSI Circuits Dig. Tech. Papers, June 1998, pp. 22-23.
[15]J. Y. Chen, CMOS Device and Technology for VLSI, Prentice Hall, 1990.
[16]J. Aguilera, R. Berenguer, Design and Test of Integrated Inductors for RF Applications, Kluwer Academic Publishers, 2004.
[17]S.S. Mohan, M.D.M. Hershenson, S.P. Boyd, T.H. Lee, “Simple accurate expressions for planar spiral inductances, ” IEEE J. Solid-State Circuits, vol. 34, Oct. 1999, Page(s): 1419-1424.
[18]H. M. Greenhouse, “Design of planar rectangular microelectronic inductors,” IEEE Trans. on Parts, Hybrids and Packaging, vol. PHP-10, no.2, pp. 101-109, June 1974.
[19]J. K. Chiu, “Design and Realization of CMOS RF Frequency synthesizers, ” National Taiwan university, Master Thesis, June 2001.
[20]J. V. Rudy, Analog Circuit Design-RF Analog-to-Digital Converters; Sensor and Actuator Interfaces; Low-Noise Oscillators, PLLs and Synthesizers, Kluwer Academic Publishers, 1997.
[21]J. J. Rael and A. A. Abidi, “Physical processes of phase noise in differential LC oscillator,” in Proc. CICC May 2000, pp.569-572.
[22]E. Hegazi, H. Sjöland and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise”, IEEE JSSC, Vol.36, No.12, Dec 2001, pp.1921-1930.
[23]A. Sutono, A. Pham, J. Laskar, and W. R. Smith, Development of three-dimensional ceramic-based MCM inductors for hybrid RF/microwave application, 1999 IEEE RF-IC Symp., 175 (1999).
[24]J. Gil, S.-S. Song, H. Lee and H. Shin, “A -119.2 dBc/Hz at 1 MHz, 1.5 mW, fully integrated, 2.5-GHz, CMOS VCO using helical inductors,” IEEE Microwave Wireless Compon. Lett., vol. 13, no. 11, pp. 457–459, Nov. 2003.
[25]P. W. Lai, L. Dobos, S. Long, "A 2.4GHz SiGe low phase-noise VCO using on chip tapped inductor", IEEE, ESSIRC 2003, pp. 505-508.
[26]A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection-locked LC dividers for quadrature generation,” IEEE J. Solid-State Circuits, vol. 39, pp. 1425–1433, Sept. 2004.
[27]F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, “A fully integrated 0.18-um CMOS direct conversion receiver front-end with on-chip LO for UMTS,” IEEE J. Solid-State Circuits, vol. 39, pp. 15–23, Jan. 2004.
[28]W. Sun, H. Ma, and W. Wang, “High frequency, low power frequency divider with quadrature outputs and low added phase noise,” in Proceed. 7th Int. conf. Solid-State and IC Tech.,vol.2, pp.1496 – 1499, Oct. 2004.
[29]A. Ravi, K. Soumyanath, L. R. Carley and R. Bishop, “An Integrated 10/5GHz injection-locked quadrature LC VCO in a 0.18μm digital CMOS process,” ESSCIRC, pp.543 – 546, 2002.
[30]A. Mazzanti, and F. Svelto,“A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy,” IEEE Trans. Cir. Sys., vol. 53, pp. 554–560, March 2006.
[31]P. Andreani, A. Bonfanti, L. Romanò, and C. Samori, “Analysis and design of a 1.8-GHz CMOS LC quadrature VCO”, IEEE J. Solid-State Circuits, vol. 37, no.12, pp.1737-1747, Dec. 2002.
[32]M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE J. Solid-State Circuits, vol. 39, pp. 1170 – 1174, July 2004.
[33]H. Wu, and A. Hajimiri, “A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement,” ISSCC Digest of Tech. Papers. pp. 412-413, February 2001.
[34]M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE Journal of Solid-State Circuits, vol. 39, pp. 1170 – 1174, July 2004.
[35]H. R. Rategh, H. Samavati, and T. H. Lee, “A 5 GHz, 1 mW CMOS voltage controlled differential injection locked frequency divider,” Custom Integrated Circuits Conference, pp. 517-520 May 1999.
[36]K. Yamamoto, T. Norimatsu, and M. Fujishima, “High-speed and wide-tuning-range LC frequency dividers,” IEEE ISCAS 2004, pp. 361-364.
[37]A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, “A 900 MHz CMOS LC-
oscillator with quadrature outputs,” in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 392–393.
[38]T. Wakimoto and S. Konaka, “A 1.9-GHz Si bipolar quadrature VCO with fully integrated LC tank,” in VLSI Circuits, Dig. Tech. Papers, Jun 1998, pp. 30–31
[39]J. van der Tang, P. van de Ven, D. Kaspekovitz, and A. van Roermund, “Analysis and design of optimally coupled 5 GHz quadrature LC oscillator,”
IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 657–661, May 2002

[40]H.-R. Kim, C.-Y. Cha, S.-M. Oh, M.-S.Yang, and S.-G. Lee, “A very low power quadrature VCO with back-gate coupling,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 941–951, Jun. 2004.
[41]R. Aparicio and A. Hajimiri, “A noise-shifting differential Colpitts VCO,” IEEE J. Solid-State Circuits, vol. 12, no. 12, pp. 1728–1736, Dec. 2002
[42]Jri Lee, Member, IEEE, and Behzad Razavi, Fellow, IEEE “A 40-GHz Frequency Divider in 0.18-_m CMOS Technology” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004
[43]Marc Tiebout, Member, IEEE ” A CMOS Direct Injection-Locked Oscillator Topology as High-Frequency Low-Power Frequency Divider” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 7, JULY 2004
[44]Hamid R. Rategh, Student Member, IEEE, and Thomas H. Lee, Member, IEEE “Superharmonic Injection-Locked Frequency Dividers” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 6, JUNE 1999
[45]Yamamoto, K.; Fujishima, M.,”55GHz CMOS frequency divider with 3.2GHz locking range”, Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, Page(s):135 – 138, 21-23 Sept. 2004
[46]A.; Uggetti, P.; Svelto, F “Analysis and design of injection-locked LC dividers for quadrature generation” , Solid-State Circuits, IEEE Journal of Volume 39, Issue 9, Sept. 2004 Page(s):1425 – 1433 Digital Object Identifier 10.1109/JSSC.2004.831596
[47]Chuang, Y.-H.; Lee, S.-H.; Yen, R.-H.; Jang, S.-L.; Lee, J.-F.; Juang, M.-H.; “A wide locking range and low Voltage CMOS direct injection-locked frequency divider” , Microwave and Wireless Components Letters, IEEE [see also IEEE Microwave and Guided Wave Letters Volume 16, Issue 5, May 2006 Page(s):299 – 301