本論文先描述一個新型四相位壓控振盪器，在1V之外加供應電壓下，此四相位電路其輸出之相位雜訊在距離5.3GHz載波頻率1MHz處所量測之結果可達-120.20dBc/Hz且其直流消耗功率8mW;在控制電壓由0V調至1V時可調變頻率由5.306GHz至5.75GHz，其調諧範圍為444MHz且計算出來的FOM是-185.66。
最後，我們呈現利用直接注入鎖定技術之除頻器，除頻器的自由振盪頻率為6GHz，在注入信號為0dBm時，該除頻器即可鎖定由7.3GHz至14.4GHz之輸入信號範圍，換言之，該除頻器具有7.1GHz (65.4%)之超寬鎖定範圍。另一個注入鎖定除三除頻器以三級環形振盪器為基礎，當供應電壓由1V至1.6V時此電路可調變頻率由4.96GHz至1.97GHz，在注入信號為0dBm 時，鎖定範圍為15.2GHz至5.85GHz，該除頻器具有9.35GHz (88.8%)之寬鎖定範圍。

Firstly, this thesis presents a new quadrature voltage-controlled oscillator (QVCO). The LC-tank QVCO consists of two first-harmonic injection-locked oscillators (ILOs). The outputs of one ILO are injected to the gates of the tail transistors on the other ILO and vice versa so as to force the two ILOs operate in quadrature. The proposed CMOS QVCO has been implemented with the TSMC 0.18-μm CMOS technology. At the supply voltage of 1.0 V, the total power consumption is 8.0 mW. The free-running frequency of QVCO is tunable from 5.306 GHz to 5.75 GHz as the tuning voltage is varied from 0 V to 1 V. The measured phase noise at 1 MHz offset is -120.2dBc/Hz at the oscillation frequency of 5.3 GHz and the figure of merit (FOM) of this proposed QVCO is about -185.66dBc/Hz.
A new wide locking-range injection-locked frequency divider using a standard 0.18μm CMOS 1P6M process is also presented in this thesis. The ILFD is based on a differential VCO with two embedded injection MOSFETs for coupling external signal to the resonators. The measurement results show that at the supply voltage of 1.5V, the divider free-running frequency is 6 GHz, and at the incident power of 0 dBm the locking range is about 7.1 GHz (65.4%), from the incident frequency 7.3 GHz to 14.4 GHz. Finally, a new divide-by-3 ILFD circuit based on three-stage ring-oscillator has been proposed and implemented in the 0.35μm SiGe BiCMOS technology. The free-running oscillation frequency of the ILFD is tunable from 4.96 GHz to 1.97 GHz, and at the incident power of 0 dBm the operation locking range is about 9.35 GHz (88.8%), from the incident frequency 15.2 to 5.85 GHz when the supply voltage is tuned from 1 V to 1.6 V.

[1]N. M. Nguyen, and R. G. Meyer, “Start-up and frequency stability in high-frequency oscillators,” IEEE Journal of Solid-State Circuits, vol. 27, pp. 810-820, May 1992.
[2]S. Smith, Microelectronic Circuit 4th edition, Oxford University Press 1998.
[3]B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
[4]P.-C. Huang, M.-D. Tsai, H. Wang, C.-H. Chen, and C.-S. Chang, “A 114GHz VCO in 0.13μm CMOS technology,” IEEE International Solid-State Circuits Conference, vol. 1, pp.404-606, 6-10 Feb. 2005.
[5]B. Razavi, Design of Analog CMOS Integrated Circuits, Mc Graw Hill, 2001.
[6]T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press 1998.
[7]J. Craninckx, and M. S. J. Steyaert, “A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
[8]C. P. Yue, and S. S. Wong, “Design strategy of on-chip inductors for highly integrated RF systems,” Design Automation Conference, pp. 982-987, 21-25 June 1999.
[9]H. M. Greenhouse, “Design of planar rectangular microelectronic inductors,” IEEE Transactions on Parts, Hybrids, and Packaging, vol. 10, pp. 101-109, Jun 1974.
[10]J. R. Long, “Monolithic transformers for silicon RF IC design,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 1368-1382, Sept. 2000.
[11]E. Frlan, S. Meszaros, M. Cuhaci, and J.Wight, “Computer-aided design of square spiral transformers and inductors,” in Proc. IEEE MTT-S, pp. 661-664, June 1989.
[12]M. W. Geen, G. J. Green, R.G. Arnold, J. A. Jenkins, and R. H. Jansen, “Miniature multilayer spiral inductors for GaAs MMICs,” Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 303-306, 22-25 Oct. 1989.
[13]P. Andreani, and S. Mattisson, “On the Use of MOS Varactors in RF VCO’s,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 905-910, June 2000.
[14]C.-C. Tang and S.-I. Liu, “Low-voltage CMOS low-noise amplifier using planar interleaved transformer,” Electronics Letters, vol. 37, pp. 497-498, April 2001.
[15]M. Golio, “The push toward low voltage devices,” IEEE Microwave Magazine, vol. 1, pp. 38-45, March 2000.
[16]T. Manku, G. Beck, and E. J. Shin, “A low-voltage design technique for RF integrated circuits” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 45, pp. 1408-1413, October 1998.
[17]K. Kachun, and H. C. Luong, “A 0.35-V 1.46-mW low-phase-noise oscillator with transformer feedback in standard 0.18-um CMOS process,” IEEE Custom Integrated Circuits Conference, pp. 551-554, Sept. 2003.
[18]T. Song, S. Ko, D.-H. Cho, H.-S. Oh, C. Chung, and E. Yoon, “A 5GHz Transformer-Coupled CMOS VCO Using Bias-Level,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.127-130, June 2004.
[19]D. Baek, T. Song, E. Yoon, and S. Hong, “8-GHz CMOS quadrature VCO using transformer-based LC tank,” IEEE Microwave and Wireless Components Letters, vol. 13, pp. 446-448, October 2003.
[20]S.-H. Lee, S.-L. Jang, Y.-H. Chuang, and J.-F. Li, A new LC-tank voltage controlled oscillator, 2004 IEEE APCCS, pp. 425 – 427.
[21]C. -Y. Cha and S.-G. Lee, A complementary Colpitts oscillator in CMOS technology, IEEE Trans. Microw. Theory Tech., vol. 53, no. 3, pp. 881 - 887, Mar. 2005.
[22]N. -J. Oh and S.G.Lee, 11-GHz CMOS differential VCO with back-gate transformer feedback, IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 733–735, Nov. 2005.
[23]T. K. K.Tsang and M. N. El-Gamal, A high figure of merit and area-efficient low-voltage (0.7V-1V)12GHz CMOS VCO, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 89 – 92, June 2003.
[24]Y. Han, L. E. Larson, and D. Y. C. Lie, A low-voltage 12GHz VCO in 0.13 um CMOS for OFDM Aplications, SiRF 2006 , pp. 379 –382.
[25]F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, “CMOS mixers and polyphase filters for large image rejection,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 873-887, June 2001.
[26]H. Matsuoka, and T. Tsukahara, “A 5-GHz frequency-doubling quadrature modulator with a ring-type local oscillator,” IEEE Journal of Solid-State Circuits, vol. 34, pp. 1345-1348, Sept. 1999.
[27]A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, “A 900 MHz CMOS LC-oscillator with quadrature outputs,” IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, pp. 392-393, February 1996.
[28]J.-H. Chang, and C.-K. Kim, “A symmetrical 6-GHz fully integrated cascode coupling CMOS LC quadrature VCO,” IEEE Microave Wireless Component Letter, vol. 15, no. 10, pp. 724-726, October 2005.
[29]S. L. J. Gierkink, S. Levantino, R. C. Frye, C. Samori, and V. Boccuzzi, “A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling,” IEEE Journal of Solid-State Circuits, vol. 38, pp. 1148-1154, July 2003.
[30]P. Andreani, , “A 2 GHz, 17% tuning range quadrature CMOS VCO with high figure-of-merit and 0.6° phase error,” in Proc. ESSCIRC 2002, pp. 815-818, September 2002.
[31]W. Jian, T. Jun, and W. Omar, “Theory of cross-coupled RF oscillator for multi- and quadrature-phase signal generation,” ASIC, 5th International Conference, vol. 2, pp. 1014-1017, October 2003.
[32]H Wu. and A. Hajimiri, “A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement,” ISSCC Digest of Tech. Papers. pp. 412-413, Feb. 2001.
[33]A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, “A 900 MHz CMOS LC-oscillator with quadrature outputs,” IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, pp. 392–393, Feb. 1996.
[34]C. C. Boon, M.A. Do, K.S. Yeo, J.G. Ma and R.Y. Zhao, “Parasitic- Compensated Quadrature LC Oscillator,” IEE Proceedings: Circuits, Devices & Systems, Vol. 151, No. 1, pp. 45-48, Feb. 2004.
[35]J. Craninckx, and M. Steyaert, “A 1.75 GHz 3 V dual-modulus divide- by-128/129 prescaler in 0.7-um CMOS,” Proc. ESSCIRC, pp. 254-257, September 1995.
[36]Q. Huang, and R. Rogenmoser, “Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks,” IEEE Journal of Solid-State Circuits, vol. 31, pp. 456-463, March 1996.
[37]J. Lee, and B. Razavi, “A 40 GHz frequency divider in 0.18-um CMOS technology,” Symp. VLSI Circuits Dig. Tech. Papers, pp. 259-262, June 2003.
[38]M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE Journal of Solid-State Circuits, vol. 39, pp. 1170-1174, July 2004.
[39]H. Wu, and A. Hajimiri, “A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement,” ISSCC Digest of Tech. Papers. pp. 412-413, February 2001.
[40]A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection-locked LC dividers for quadrature generation” IEEE Journal of Solid-State Circuits, vol. 39, pp. 1425-1433, September 2004.
[41]H. Wu and L. Zhang, “A 16-to-18GHz 0.18um epi-CMOS divide-by-3 injection-locked frequency divider,” in 2006 ISSCC, pp.602 – 603.
[42]S.-L. Jang, C.-F. Lee, and W.-H. Yeh, “A divide-by-3 injection locked frequency divider with single-ended input,” IEEE Microw. Wireless Compon. Lett., Feb. 2007.
[43]M. Motoyoshi and M. Fujishima, “43uW 6GHz CMOS divide-by-3 frequency divider based on three-phase harmonic injection locking,” IEEE ASSCC., pp.183-186, 2006.
[44]E. A. M. Klumperink, S. L. J. Gierkink, A. P. van derWel, and B. Nauta, “Reducing MOSFET 1/f noise and power consumption by switch biasing,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994–1001, July 2000.
[45]S.B. Shin, H.C. Choi, and S.G. Lee, “Source-injection parallel coupled LC-QVCO,” IEEE Electronics Letts., vol. 39, no. 14, pp.1059–1060, July 2003.
[46]H.-C. Chang, X. Cao, U.Mishra, and R.A. York, “Phase noise in coupled oscillators: theory and experiment,” IEEE Trans. Microwave Theory Tech., vol. 45, no. 5, pp. 604-615, May 1997.
[47]H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 813–821, June 1999.