隨著科技的進步，有愈來愈多的指令集架構被研發出來，然而各個目標指令集都有持續的更新與指令的擴充。例如RISC-V，基於RISC的原則所開發出來的指令集架構。但研發新的指令架構，都需要編譯器後端的移植，目前大部分會利用LLVM來處理。所以對於使用LLVM後端開發的效率是非常值得探討的議題。

本論文提出利用OpenBlocks為基礎的圖形介面工具，進而將LLVM後端開發架構中TableGen所描述的目標暫存器與目標指令集文件檔 .td(target description)，製作成可視覺化的介面；其機制是拉取程式塊，以圖形化的方式來描述目標暫存器與目標指令集。因在各個目標架構中進行描述暫存器與指令集皆是使用TableGen的語法與結構，故經過本論文整理過的圖形化介面後可以快速的開發與移植相似的架構。

最後本論文將現有的RISC-V架構圖形介面工具，擴充單雙精確度浮點數與向量指令集，使此工具擁有產生更完整的指令，且進行各種實測來保證正確性。

With the advancement of technology, more and more instruction set architectures have been developed. However, each target instruction set has continuous updates and instruction extensions. For example, RISC-V, an instruction set architecture developed based on RISC principles. However, the development of new instruction architectures requires the migration of the compiler backend, and most of them will be processed by LLVM. So the efficiency of using LLVM backend development is a topic worth exploring.

This paper proposes a graphical interface tool based on OpenBlocks, and then makes the target scratchpad and target instruction set file file .td (target description) described by TableGen in the LLVM backend development architecture into a visualizable interface;The mechanism is to pull the program block to graphically describe the target scratchpad and the target instruction set. Because the description of the scratchpad and the instruction set in each target architecture is the syntax and structure of TableGen, the similar interface can be quickly developed and transplanted after the graphical interface compiled in this paper.

Finally, this paper extends the existing RISC-V architecture graphical interface tool to expand the floating-point and vector instruction set, Moreover, we do lots of experiments to ensure the accuracy.

[1] TableGen - LLVM 10 documentation. Retrieved from http://llvm.org/docs/TableGen/ ( Nov. 5, 2019)
[2] Eric Klopfer, Daniel Wendel, Ricarose Roque, Corey McCaffrey, Lunduo Ye, Aidan Ho, Brett Warne, Xudan Liu, Hout Nga, “MIT OpenBlocks”, retrieved from https://github.com/mikaelhg/openblocks.
[3] Chia-Wei Chang, “LLVM TDBlock : A GUI Tool to Generate RISC-V 64-Bit Integer Instruction Set”, November, 2018
[4] TableGen Language Introduction. Retrieved from https://llvm.org/docs/TableGen/LangIntro.html (Nov. 5, 2019)
[5] A. Waterman, “Design of the RISC-V Instruction Set Architecture,” Technical Report No. UCB/EECS-2016-1, EECS Department, University of California, Berkeley, January 2016.
[6] SPEC: Standard Performance Evaluation Corporation. http://www.spec.org, September 2000.
[7] C. Lattner and V. Adve, “LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation,” in Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, ser. CGO ’04.Washington, DC,USA: IEEE Computer Society, 2004, pp. 75.
[8] David Li, He Qichen, “ArduBlock,” Retrieved from https://github.com/taweili/ardublock ( Nov. 5, 2019)
[9] D. Kanter, “ RISC-V Offers Simple, Modular ISA,” The Linley Group MICROPROCESSOR report, March 2016
[10] Andrew Waterman, Yunsup Lee, David Patterson, Krste Asanovic, “The RISC-V Instruction Set Manual, Volume I: User-Level ISA Version 2.0,” Technical Report UCB/EECS-2014-52, EECS Department, University of California, Berkeley, May 2014.
[11] Andrew Waterman, Krste Asanovi ́c,SiFive Inc.,” The RISC-V Instruction Set ManualVolume I: Unprivileged ISA”,June 8, 2019
[12] Y. Lee, A. Waterman, H. Cook, B. Zimmer, B. Keller, A. Puggelli, J. Kwak, J. Bachrach, D. Patterson, E. Alon, B. Nikolic, K. Asanovic, “An Agile Approach to Building RISC-V Microprocessors,” IEEE Micro, March 2016.
[13] Writing an LLVM Backend. http://llvm.org/docs/WritingAnLLVMBackend.html#instruction-operand-name-mapping.
[14] Chen Chung-Shu, “Tutorial: Creating an LLVM Backend for the Cpu0 Architecture,” Nov 03, 2016.
[15] llvm-mirror. Retrieved from https://github.com/llvm-mirror/llvm (Nov. 5, 2019)
[16] Mayur Pandey, Suyog Sarda, LLVM Cookbook, May, 2015.
[17] Jozef Kolek, Zoran Jovanović, Nenad Šljivić, Dragan Narančić, “Adding microMIPS Backend to the LLVM Compiler Infrastructure,” IEEE, 2013.
[18] Fraser Cormack, Pierre-André Saulais, Building an LLVM Backend, European LLVM Conference, 2014.
[19] Heng Lin, Piyo Chen, Yuan-Shin Hwang, Jenq-Kuen Lee (2019). Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions. Paper presented at Proceedings of the 48th International Conference on Parallel Processing: Workshops
Article No. 13, Kyoto, Japan.
[20] llvm – 韋任的維基百科。檢自：https://people.cs.nctu.edu.tw/~chenwj/dokuwiki/doku.php?id=llvm (Nov. 5, 2019)
[21] LLVM TableGen介绍。檢自：https://blog.csdn.net/dreammeard/article/details/19495049 (Oct. 29 , 2019)
[22] RISC-V - 維基百科，自由的百科全書。檢自：https://zh.wikipedia.org/wiki/RISC-V (Nov. 5, 2019)
[23] Building an LLVM Backend. https://llvm.org/devmtg/2014-04/PDFs/Talks/Building%20an%20LLVM%20backend.pdf