簡易檢索 / 詳目顯示

研究生: 莊銘聰
Ming-tsung Chung
論文名稱: 變壓器耦合及背閘極耦合式四相位壓控振盪器的研究與設計
Analysis and Design of Quadrature VCOs Based On Transformer-coupled and Back-gate Coupled Techniques
指導教授: 張勝良
Sheng-Lyang Jang
口試委員: 黃進芳
Jhin-fang Huang
李奎毅
Kuei-yi Lee
黃忠偉
Jong-woei Whang
學位類別: 碩士
Master
系所名稱: 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年: 2006
畢業學年度: 94
語文別: 英文
論文頁數: 88
中文關鍵詞: 變壓器耦合背閘極耦合四相位壓控振盪器
外文關鍵詞: transformer coupled, back-gate coupling, quadraturre VCO
相關次數: 點閱:198下載:1
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

本論文描述如何設計四相位壓控振盪器,主要分成二個部分,第一個部分為新式低功耗之變壓器耦合技巧四相位壓控振盪器,使用UMC 0.18um CMOS 1P6M製程。其架構利用了電流再利用電路型式與變壓器耦合產生四相位訊號的技巧,使其具有低功率消耗的特性,工作電壓為1.8V,可調變頻率為2.04GHz~2.2GHz;第二部份為討論背閘極耦合式四相位壓控振盪器,其製作使用了TSMC 0.18um CMOS 1P6M製程,架構中使用了平衡式壓控振盪器型式,並利用背閘極耦合技巧產生四相位訊號,工作電壓為1.8V,可調變頻率為5.26GHz~5.59GHz。經Cadence 中的Spectre RF 電路模擬軟體的驗證,朝著低相位雜訊和低功率消耗來設計。


Design of Quadrature Voltage-Controlled Oscillator (QVCO) will be investigated in this thesis. This thesis is mainly composed of two topics, the first is the novel low power based on transformer-coupled technique quadrature VCO, the chip is fabricated by the UMC 0.18um 1P6M CMOS technology. The structure uses the current-reused topology and transformer coupled technique to generate quadrature signal, and it can achieve low power characteristic. The operation voltage is 1.8V and tuning range is 2.04GHz~2.2GHz. The second is the quadrature VCO using back-gate coupled method. The chip is fabricated by the TSMC 0.18um 1P6M CMOS technology. The structure uses balanced-VCO topology and body-coupled method to generate quadrature signal. The operation voltage is 1.8V and tuning range is 5.26GHz~5.57GHz. From the simulation results with Cadence Spectre RF, the design has been done with the goal of low phase noise and low power consumption.

中文摘要 I ABSTRACT II 誌謝 III CONTENTS IV LIST OF FIGURES VII LIST OF TABLES XI CHAPTER 1 INTRODUCTION 1 1.1 MOTIVATION 1 1.2 ORGANIZATION OF THIS THESIS 2 CHAPTER 2 FUNDAMENTAL OF THE VCO 3 2.1 INTRODUCTION 4 2.2 OSCILLATOR THEORY 4 2.3 PARAMETERS OF VCO’S 7 2.3.1 Q of an Oscillator 7 2.3.2 The Parameters of Design VCO’s 9 2.4 PHASE NOISE 13 2.4.1 Thermal Noise 13 2.4.2 Flicker Noise 15 2.4.3 Effect of Phase Noise in RF Communications 16 2.4.4 Definition 18 CHAPTER 3 DESIGN OF VOLTAGE-CONTROL OSCILLATOR 21 3.1 VCO TOPOLOGIES 21 3.1.1 One-transistor Oscillator 21 3.1.2 LC tank oscillator architecture 24 3.1.3 Cross-Coupled Differential Oscillator 26 3.1.4 Colpitts Oscillator 28 3.2 INDUCTOR 31 3.2.1 Spiral Inductor 31 3.2.3 Transformer 33 3.3 VARACTORS 36 3.3.1 MOS Varactor 36 3.3.2 Parasitic Resistance 37 3.3.3 Inversion-Mode and Accumulation-Mode MOS Capacitors 38 CHAPTER 4 THE TWO QUADRATURE CMOS VCOS 42 4.1 INTRODUCTION 42 4.2 QUADRATURE VCO TOPOLOGIES 42 4.2.1 The Conventional QVCO 43 4.2.2 Quadrature through Back-gate Coupling 45 4.2.3 Quadrature through Superharmonic Coupling 47 4.3 CURRENT REUSED VCO TOPOLOGIES 51 4.3.1 Current Reused Differential LC VCO 51 4.3.2 Current Reused Quadrature VCO 53 4.4 THE NOVEL CURRENT REUSED QUADRATURE VCO BASED ON TRANSFORMER-COUPLED TECHNIQUE 54 4.4.1 Introduction 54 4.4.2 QVCO Circuit Design 55 4.4.3 Transformer Layout 58 4.4.4 Measurement Results 59 4.5 A 5.2GHZ QUADRATURE VCO WITH THE BACK-GATE COUPLING METHOD 64 4.5.1 Introduction 64 4.5.2 Balance VCO structure 65 4.5.3 QVCO Circuit Design 66 4.5.4 Measurement Results 67 CHAPTER 5 CONCLUSION 71 REFERENCES 72

[1]B. Razavi, Design of Analog CMOS Integrated Circuits, Mc Graw Hill, 2001.
[2]B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
[3]T. H. Lee, The Design of CMOS Radio Frequency Integrated Circuits,
Cambridge University Press 1998.
[4]A. Hajimiri, and T. H. Lee, The Design of Low Noise Oscillators, Kluwer
Academic Publishers, 1999.
[5]P. Andreani, and S. Mattisson, “On the use of MOS varactors in RF VCOs,”
IEEE J. Solid-State Circuits, vol. 35, June 2000, Page(s): 905-910.
[6]P. Andreani, and S. Mattisson, “A 2.4-GHz CMOS monolithic VCO based on an
MOS varactor,” in Proc. ISCAS’99, vol. II, May/June 1999, Page(s): 557-
560.
[7]T. I. Ahrens, A. Hajimiri, and T. H. Lee, “A 1.6 GHz 0.5mW CMOS LC low
phase noise VCO using bond wire inductance,” in Proc. 1997 Intl. Workshop
on Design of Mixed-Mode Integrated Circuits and Applications, July 1997,
Page(s): 69-71.
[8]T. I. Ahrens, and T. H. Lee, “A 1.4 GHz 3mW CMOS LC low phase noise VCO
using tapped bond wire inductance,” in Int. Symp. Low-Power Electronics
and Design, Aug. 1998, Page(s): 16-19.
[9]T. Soorapanth, C. P. Yue, D. R. Shaeffer, T. H. Lee, and S. S. Wong,
“Analysis and optimization of accumulation-mode varactor for RF ICs,” in
1998 Symp. VLSI Circuit Dig. Tech. Papers, June 1998, Page(s): 32-33.
[10]R. Castello, P. Erratico, S. Manzini, and F. Svelto, “A ±30% tuning range
varactor compatible with future scaled technologies,” in 1998 Symp. VLSI
Circuit Dig. Tech. Papers, June 1998, Page(s): 34-35.
[11]A. S. Porret, T. Melly, and C. C. Enz, “Design of high-Q varactors for
low-power wireless applications using a standard CMOS process,” in Proc.
CICC’99, May 1999, Page(s): 641-644.
[12]H.-R. Kim, C.-Y. Cha, S.-M. Oh, M.-S. Yang, S.-G. Lee, “A very low-power
quadrature VCO with back-gate coupling,” IEEE J. Solid-State Circuits,
vol. 39, issue.6, pp.952-955, June 2004.
[13]P. Andreani, A. Bonfanti, L. Romano, and C. Samori, “Analysis and design
of a 1.8-GHz CMOS LC quadrature VCO” IEEE J. Solid-State Circuits, vol.
37, pp 1737-1747, Dec.2002.
[14]E. Hegazi, H. Sjöland, and A. A. Abidi, “A filtering technique to lower
LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36,
pp.1921–1930, Dec. 2001.
[15]J. J. Rael and A. A. Abidi, “Physical processes of phase noise in
differential LC oscillators,” in Proc. IEEE Custom Integrated Circuits
Conf., Orlando, FL, May 2000, pp. 569–572.
[16]J. Gil, S. S. Song, H. J. Lee, and H. Shin, “A 119.2 dBc/Hz at 1
MHz,1.5mW fully integrated, 2.5-GHz, CMOSVCO using helical inductors,”
IEEE Microw.Wireless Compon. Lett., vol. 13, no. 11, pp. 457–459, Nov.2003
[17]J. Gil and H. Shin, “A simple wide-band on-chip inductor model forsilicon-
based RF ICs,” IEEE Trans. Microw. Theory Tech, vol. 51, no.11, pp. 2023– 2028, Sep. 2003.
[18]C. P. Yue and S. S. Wong, “Physical modeling of spiral inductors
onsilicon,” IEEE Trans. Electron Devices, vol. 47, no. 3, pp. 560–568,
Mar.2000.
[19]M. Borremans, B. De Muer and M. Steyaert, “The optimization of GHz
integrated CMOS Quadrature VCO’s based on a poly-phase filter loaded
differential oscillator,” IEEE Int. Sym .on Cir. and Sys., pp. 730-732,
2000.
[20]M. Bury, and K. Martin, “A wide-tuning range transformer-based RF CMOS
Oscillator,” IEEE ESSCIRC2002, pp.547 – 550, 2002.
[21]C.-S. Wang, S.-W. Kao, and P.-C. Huang, “A low phase noise wide tuning
range CMOS quadrature VCO using cascade topology,” Proc. of 2004 IEEE
Asia-Pacific Con. on Adv. Sys. Int. Circuits, pp. 138-141, 2004.
[22]S. L. J. Gierkink, S. Levantino, R. C. Frye, C. Samori, and V. Boccuzzi,
“A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic
coupling,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1148–1154,
Jul. 2003.
[23]N.-J. Oh and S.-G. Lee, “Current reused LC VCO,” IEEE Microw. Wireless
Compon. Lett., vol. 15, no. 11, p. 736-738, Nov. 2005.
[24]W. Jian, T. Jun, W. Omar, “Theory of cross-coupled RF oscillator for
multi- and quadrature-phase signal generation,” ASIC, 2003. Proceed. 5th
Int.l Conf., vol. 2, pp. 1014-1017, Oct. 2003.
[25]G. De Astis, D. Cordeau, J.-M. Paillot, L. Dascalescu, “A 5-GHz fully
integrated full PMOS low-phase-noise LC VCO,” IEEE J. Solid-State
Circuits, vol. 40, Issue 10, pp.2087-2091, Oct. 2
[26]A. Loke and F. Ali, “Direct conversion radio for digital mobile phones-
design issues, Status, and Trends”, IEEE Transactions on Microwave Theory
and Techniques, vol.50, pp2422-2435, 2002
[27]A. Zolfaghari and B. Razavi, “A low-power 2.4GHz transmitter/ receiver
CMOS IC,” IEEE Journal of Solid State Circuits, vol. 38, pp. 176-183,
2003.

無法下載圖示 全文公開日期 2008/07/21 (校內網路)
全文公開日期 本全文未授權公開 (校外網路)
全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
QR CODE