近年來嵌入式系統應用蓬勃發展，使嵌入式微處理器的需求上升。ARM微處理器架構具有低成本、高效能、低耗電等特性，是目前應用最廣泛的32位元微處理器。Cortex-M3微處理器是ARM公司推出之針對嵌入式系統需求所開發的，其僅支援較新的Thumb指令集與Thumb-2指令集，具有3級管線並使用哈佛架構，能夠增加指令密度並減少指令記憶體容量需求，使其在保持低成本、低功耗的前提下具有更好的效能。
本論文以Xilinx公司所推出的Virtex-5 XC5VLX110T FPGA為基礎，實現了一個相容於ARM Cortex-M3指令集架構的微處理器核心，共使用4917個LUT、與698個暫存器，最高操作頻率為30.5MHz。

With the prosperity of embedded system applications such as information appliances and internet of things, the needs of microprocessors for embedded system grow rapidly. The largest supplier of microprocessors for embedded system in the world is ARM. The ARM microprocessors, compare with other microprocessors, have the advantages of high efficiency and low power consumption. The ARM Cortex-M3 microprocessor which is designed for embedded system especially, has a 3-stage pipeline with the Harvard architecture. The Cortex-M3 microprocessor supports only thumb and thumb-2 instruction sets instead of the ARM instruction set, and hence increases the instruction density as well as reduces the requirement of instruction memory.
In this thesis, we implement an IP compatible with the ARM Cortex-M3 ISA with the Xilinx Virtex-5 XC5VLX110T FPGA. Our design consumes 4917 LUTs and 698 registers, and operates at the maximum frequency of 30.5MHz.

[1] Steve Furber, ARM System-on-Chip Architecture, Addison-Wesley, 2000.
[2] Andes Technology Corporation, (URL:
http://www.honsec.com.tw/ipo/6533%E6%99%B6%E5%BF%83%E7%A7%91%E6%8A%80%E5%88%9D%E6%AC%A1%E4%B8%8A%E5%B8%82%E5%85%AC%E9%96%8B%E8%AA%AA%E6%98%8E%E6%9B%B8.pdf)
[3] Shyam Sadasivan, “An Introduction to the ARM Cortex-M3 Processor”, ARM White Paper, Oct. 2006.
[4] ARM Cortex-M3 Processor Technical Reference Manual Revision r2p1, ARM Ltd., 2015.
[5] ARMv7-M Architecture Reference Manual, ARM Ltd, 2014.
[6] Joseph Yiu, The Definitive Guide to the ARM Cortex-M3, 2nd ed., Elsevier Inc., 2007.
[7] Thumb 16-bit Instruction Set Quick Reference Card, ARM Ltd., Sep.2008
[8] ARM and Thumb-2 Instruction Set Quick Reference Card, ARM Ltd., Mar. 2007.
[9] ARM Architecture Reference Manual Thumb-2 Supplement, ARM Ltd., 2004.
[10] Michael D. Ciletti, Advenced Digital Design with the Verilog HDL, Pearson Education Inc., 2003.
[11] Ulrich Golze, VLSI Chip Design with the Hardware Description Language VERILOG, Springer, 1996.
[12] Ming-Bo Lin, VLSI System Design Lecture Notes, 2006.
[13] Ming-Bo Lin, FPGA System Design and Practice Lecture Notes, 2006.
[14] J. L. Hennessy and D. A. Patterson, Computer Organization and Design: The Hardware / Software interface, 3rd ed., Morgan Kaufmann, 2003.
[15] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed., Morgan Kaufmann, 2003.
[16] P. B. Minev and V. S. Kukenska, ”The Virtex-5 Routing and Logic Architecture”, Electronics-ET , pp. 1-4., Sept. 2009.
[17] Xilinx, “FPGA Design Flow Overview,” (URL:
https://www.xilinx.com/itp/xilinx10/isehelp/ise_c_fpga_design_flow_overview.htm)
[18] 林銘波，數位系統設計 – 原理、實務與ASIC實現，第三版，全華科技圖書股份有限公司，2002。
[19] 方志中，ARMv4T指令集架構相容之微處理器智財設計與驗證，國立台灣科技大學電子工程系，碩士論文。2009。