數位脈衝寬度調變技術(Digital Pulse Width Modulation，DPWM)常見的運用範疇有電源管理IC、馬達轉速控制及LED驅動電路等，近來亦有文獻提出以DPWM概念實現D類音頻放大器。本論文主要目的乃是針對DPWM在Class-D音頻放大器之應用上，依據CD規格及操作頻率與解析度採取適合的設計，提出具雙通道且高精度數位脈衝寬度調變器。透過環形振盪器搭配相位內插器及計數器組成本論文之主要架構，使用此方式，可達到節省面積與成本，且又可進一步提高解析度，又可確保其單調性，以簡單架構獲取極佳效能。
此數位脈衝寬度調變器是由TSMC 0.18μm 1P6M製程實現電路，供應電壓為1.8V，解析度為16位元，精準度為43.25ps，核心面積僅0.059 mm2，經過量測調幅頻寬為263KHz~418KHz，其操作頻率為352.8KHz時，功耗為39.6mW，INL介於-0.83∼+0.84LSB，可調週期範圍為0~100%，此電路設計確實優於目前其他DPWM電路之設計，具有面積小、高解析度皆為其優越特性。

The digital pulse width modulation (DPWM) has been widely applied to power management IC, motor speed controller, LED driver, and Class-D amplifier. This thesis presents a dual-channel, high-resolution digital pulse width modulation (DPWM) applicable to Class-D audio amplifiers based on the specifications, operating frequency and resolution for CD audio. The DPWM incorporates ring oscillator along with counter for coarse duty adjustment, phase slection for medium duty adjustment and phase interpolation for fine duty tuning. The major advantages of the proposed structure are low cost, high resolution and monotonicity.
The proposed DPWM chip is fabricated in a TSMC 0.18μm 1P6M standard CMOS process with a core size of merely 0.059 mm2. It is measured to function well within 263KHz ~ 418KHz operation frequency range. The resolution is 16-bit and the equivalent timing resolution is 43.25ps at 1.8V supply voltage. The power consumption is 39.6mW at 352.8 KHz and the integral nonlinearity is measured to be as small as -0.83~+0.84 LSB. The adjustable duty cycle ranges from 0 to 100%.

[1] Wei-Hsu Chang, Hung-Shou Nien, and Chih-Hung Chen, “A Digital Boost Converter to Drive White LEDs,” IEEE APEC Conf., pp.558-564, Feb. 2008.
[2] B.J. Patclla, A. Prodic, A. Zireger, and D. Maksimovic, “High-Frequency Digital PWM Controller IC for DC-DC Converters, ” IEEE Transactions on Power Electronics., Vol. 18, No. 1., pp.438-446, Jan. 2003.
[3] X. Wang, X. Zhou, and J. Park, A. Q. Huang, “Design and implementation of a 9-bit 8MHz DPWM with AMI06 process, ” IEEE APEC Conf., pp. 540-545, Feb. 2009.
[4] X.Wang, X. Zhou, J. Park, R. Guo, and A. Q. Huang, “Analysis of Process-Dependent Maximal Switching Frequency, Choke Effect, and Its Relaxed Solution in High-Resolution DPWM,” IEEE Transactions on Power Electronics., Vol. 25, No. 1., pp.152-157, Jan. 2010.
[5] B. H. Gwee, J. S. Chang, and H. Li, “A micro-power low-distortion digital pulse width modulator for a digital class D amplifier,” IEEE Transactions on Circuits and Systems-II., Vol. 49, No. 4, pp.245-256, Apr. 2002.
[6] D.A. Grant, Y. Darroman, and S. Burrow, “Class-D amplification combined with switched-mode power conditioning-the route to long battery life,” IEEE Transactions on Consumer Electronics, Vol. 48, No. 3, pp.677-683, Aug. 2002.
[7] M. Streitenberger, F. Felgenhauer, H. Bresch, and W. Mathis, “Class-D audio amplifiers with separated base band for low-power mobile applications,” IEEE OCCSC Conf., pp.186-189, 2002.
[8] Kyu Min Cho, Won Seok Oh, Won Sup Chung, and Hee Jun Kim, “A new class-D stereo audio amplifier using direct speaker current control,” IEEE PESC Conf., Vol. 2, pp.1308-1310, June 2004.
[9] A. Yasuda, T. Kimura, K. Ochiai, and T. Hamasaki, “A Class-D Amplifier Using a Spectrum Shaping Technique [audio power amplifier],” IEEE CICC Conf., pp.173-176, Oct. 2004.
[10] A. Syed, E. Ahmed, E. Alarcon, and D. Maksimovic, “Digital Pulse Width Modulator Architectures,” IEEE PESC Conf., pp.4689-4695, June. 2004.
[11] S. Bibian, and H. Jin, “High Performance Predictive Dead-beat Digital Controller for DC Power Supplies,” IEEE Transactions on Power Electronics, Vol. 17, No. 3, pp. 420-427, May. 2002.
[12] A. Prodic, D. Maksimovic, and R. W. Erickson, “Digital Controller Chip Set for Isolated DC Power Supplies,” IEEE APEC Conf., Vol. 2, pp. 866-872, Feb. 2003.
[13] W. Zhang, G. Feng, Y. Liu, and B. Wu, “A Digital Power Factor Correction (PFC) Control Strategy Optimized for DSP,” IEEE Transactions on Power Electronics., vol. 19, No. 6, pp. 1474-1485, Nov. 2004.
[14] X. Zhou, “Low-Voltage High-Efficiency Fast-Transient Voltage Regulator Module, ” VPI & SU Ph.D Thesis, 1999.
[15] Lu-Sheng Ge, Zong-Xiang Chen, Zhi-Jie Chen, and Yan-Fei Liu,“ Design and Implementation of A High Resolution DPWM Based on A Low-Cost FPGA,” IEEE ECCE Conf., pp.2306-2311, Sept. 2010
[16] A. de Castro, and E. Todorovich,“ High Resolution FPGA DPWM Based on Variable Clock Phase Shifting,” IEEE Transactions on Power Electronics., Vol.25, No. 5, pp. 1115-1119, May. 2010.
[17] D. Castinett, M. Rodriguez, and D. Maksimovic,“Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs,” IEEE Transactions on Power Electronics, vol.28, no.10, pp. 4466-4472, Oct. 2013.
[18] D. Navarro, O. Lucia, L.A. Barragan, L.I. Artigas, I. Urriza, and O. Jimenez, “Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators,” IEEE Transactions on Power Electronics, Vol. 27, No.5, pp. 2515-2525, May. 2012.
[19] S. Bae, H. Chi, Y. Sohn, and H. Park, “A VCDL-Based 6-760-MHZ Dual-Loop DLL With Infinite Phase-Shift Capability and Adaptive-Bandwidth Scheme,” IEEE Journal of Solid-State Circuits, Vol. 40,No. 5, pp. 1119-1129, May. 2005.
[20] A. P. Dancy, and A. P. Chandrakasan, “Ultra low power control circuits for PWM converters,” IEEE PESC Conf., Vol. 1, pp. 21-27, Jun. 1997.
[21] V. Yousefzadeh, T. Takayama, and D. Maksimović, “Hybrid DPWM with Digital Delay-Locked Loop,” IEEE Workshop on Computers in PowerElectronics, COMPEL, pp. 142-148, July. 2006.
[22] A. V. Peterchev, J. Xiao, and S. R. Sanders, “Architecture and IC Implementation of a Digital VRM Controller,” IEEE Transactions Power Electronics, Vol. 18, No. 1, pp. 356-364, Jan. 2003.
[23] R. E. Foley, R. C. Kavanagh, W. P. Mamane, and M. G. Egan, “An Area-Efficient Digital Pulse Width Modulation Architecture Suitable for FPGA Implementation,” IEEE APEC Conf., Vol. 3, pp. 1412-1418, March. 2005.
[24] A. Syed, E. Ahmed, and D. Maksimovic, “Digital PWM Controller with Feed-Forward Compensation,” IEEE APEC Conf., Vol. 1, pp. 60-66, 2004.
[25] Poki Chen, Tuo-Kuang Chen, Hsiao-Tzu Hu, Yu-Han Peng, and Yi-Jin Chen, “A Digital Pulse Width Modulator Based on Pulse Shrinking Mechanism,” IEEE PEDS Conf., pp. 833-836, Nov. 2009.
[26] 黃弘一、許智淵、曾暐盛、鄭國興、朱元華，“洋蔥波形產生器與使用洋蔥波形產生器的展頻時脈產生器”，中華民國智慧財產局, TW 201123733 A1, Jul. 2011.
[27] 鄒昌廷、劉偉行、王晟瑋，“利用二位元數位比較器實現之8位元數位比較器”，2007 National Computer Symposium, Vol. 2, pp. 478-487, Dec. 2007.
[28] 鐘志偉，“具適應性過電流保護機制之多階D類音頻放大器”，碩士論文，國立雲林科技大學電子工程研究所，雲林，2009.
[29] 蕭培墉、吳孟賢，Hspice 積體電路設計分析與模擬導論，台灣東華書局股份有限公司，台北，Jan. 2005.
[30] 張智星，MATLAB 程式設計與應用，全華圖書股份有限公司，台北，Feb. 2000.
[31] William Shing Tak Yan, and Howard Cam Luong, “A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol.48, No. 2, pp. 216-221, Feb. 2001.
[32] Il-won Seo, Seoul(KR), Kyu-hyun Kim, and Suwon(KR), “Digital Phase Interpolator for Contorlling Delay Time and Method Thereof,” United States Patent, US 6,525,584 B2, from Nov. 15, 2001 to Feb. 25, 2003.
[33] M. Morris Mano, “Digital Design Third Edition,” Prentice Hall, 2002.
[34] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Oxford University Press, second ed. 2002.
[35] B. Razavi, Principles of Data Conversion System Design, IEEE Press, 1995.
[36] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, second ed., 2001.
[37] R. JACOB Baker, CMOS Circuit Design, Layout, and Simulation, Wiley-Interscience, second ed. 2005.