簡易檢索 / 詳目顯示

研究生: Phan Nhat Truong
Phan Nhat Truong
論文名稱: 數位控制碳化矽圖騰柱無橋式功率因數修正器
Digital Control SiC based Totem-Pole Bridgeless Power Factor Corrector
指導教授: 邱煌仁
Huang-Jen Chiu
口試委員: 劉宇晨
Katherine Kim
張佑丞
Katherine Kim
學位類別: 碩士
Master
系所名稱: 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年: 2020
畢業學年度: 108
語文別: 英文
論文頁數: 64
中文關鍵詞: 無橋式圖騰柱功率因數修正數位控制連續導通模式碳化矽
外文關鍵詞: Bridgeless Totem-Pole, power factor correction (PFC), digital controller, continuous conduction mode (CCM), Silicon carbide
相關次數: 點閱:321下載:28
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 交流-直流電源轉換器加入功率因數修正級的主要優勢為降低諧波失真及較佳的功率因數。傳統功率因數修正的缺點包含在二極體橋式有高的導通損失、低功率密度、多元件與高成本,無橋式圖騰柱功率因數修正器在功率因數修正拓樸中很被看好。無橋式圖騰柱功率因數修正器,均操作於臨界模式(CrM),因為矽開關有較高的Q_rr。由於臨界模式會造成高的EMI,所以不適用高功率應用。碳化矽功率元件有較快的切換速度、低導通電阻、低逆向回復充電時間,低電容和崩潰能力使其非常適合於圖騰柱功率因數修正工作於連續導通模式。連續導通模式之圖騰柱功率因數修正有更高的效能、低EMI與高功率密度。
    本論文實現一輸入電壓110V與220V,功率1000W,並採用碳化矽功率元件於連續型無橋式圖騰柱功率因數修正原型。此外使用德州儀器推出之產品TMS320F28335晶片來實現數位控制。經實驗驗證所提之無橋式圖騰柱功率因數修正電路加入碳化矽功率元件並操作於連續導通模式下,直流輸出為400V,於200W時功率因數高於0.91,總諧波失真低於17%。於滿載切換頻率100kHz時,最高效率提升至97.5%,碳化矽功率元件溫度低於60.8C。
    關鍵詞:無橋式圖騰柱、功率因數修正、數位控制、連續導通模式、碳化矽。


    The main advantage of adding a power factor correction (PFC) stage in an AC-DC power converter is to achieve better efficiency, low total harmonic distortion (THD), and better power factor (PF). The disadvantages of using conventional boost PFC include high conduction losses in the fixed diode bridge, low power density, more components, and high cost. One of the most promising PFC topology is the Bridgeless Totem-Pole PFC. This design does not have the full-wave AC rectifier bridge which helps to decrease related conduction losses.
    Switching devices applied to Bridgeless Totem-Pole PFC topology has been limited to critical mode (CrM) because of the high reverse recovery charge 〖(Q〗_rr). CrM mode causes high electromagnetic interference (EMI), so it is not good for higher power applications. Silicon carbide (SiC) MOSFETs have very fast switching speed, low on resistance (RDS(ON)), low Q_rr, low parasitic capacitance, and avalanche capability making them ideal to operate Bridgeless Totem-Pole PFC in continuous conduction mode (CCM). CCM Bridgeless Totem-Pole PFC enables high efficiency, low EMI, and high power density.
    In this thesis, a 1000W CCM Bridgeless Totem-Pole PFC prototype is implemented, and the circuit is tested at 110V and 220V AC inputs. Moreover, the digital signal processor (DSP) TMS320F28335 of Texas Instrument is employed to implement the algorithms. The experimental results verify that the Bridgeless Totem-Pole PFC can be applied into CCM at high power condition with SiC MOSFETs. The DC output voltage is correctly regulated around 400V. The power factor is higher than 0.91 when the load is above 200W and THD is lower than 17%. The achieved peak efficiency can be up to 97.1% at full load condition with 100kHz switching frequency, and the temperature of the SiC MOSFETs is lower than 60.8°C.
    Silicon carbide Keywords: Bridgeless Totem-Pole, power factor correction (PFC), digital controller, continuous conduction mode (CCM), Silicon carbide.

    摘要 Abstract Acknowledgement Contents List of Figures List of Tables List of Abbreviations Chapter 1 Introduction 1.1 Background 1.1.1 Basic bridgeless boost PFC 1.1.2 Bridgeless boost PFC with two DC/DC circuits 1.1.3 Bridgeless totem-pole PFC 1.2 Organization of thesis Chapter 2 Literature review 2.1 Operational principle of the bridgeless totem-pole PFC topology 2.1.1 Positive half line cycle operation 2.1.2 Negative half line cycle operation 2.2 Modeling of analog bridgeless totem-pole PFC 2.2.1 Current loop 2.2.2 Current reference 2.2.3 Voltage loop Chapter 3 Digital control strategy for bridgeless totem-pole PFC converter 3.1 Digital PI compensator 3.2 Zero voltage detector and zero window 3.2.1 Zero voltage detector 3.2.2 Zero window 3.3 Duty-ratio feed forward control of bridgeless totem-pole PFC. Chapter 4 Calculation and simulation 4.1 Calculation of the bridgeless totem-pole PFC converter 4.1.1 Design of the inductor 4.1.2 Design of the output capacitor 4.2 Simulation of bridgeless totem-pole PFC converter 4.2.1 Design compensator of current loop 4.2.2 Design compensator of voltage loop. 4.3 Simulation the bridgeless totem-pole PFC in PSIM Chapter 5 Implementation and experiment results 5.1 Design of the bridgeless totem-pole PFC converter 5.1.1 Design of the switches and diodes 5.1.2 Analog signal sensing circuits 5.2 Software design 5.3 Experimental results 5.3.1 Waveforms 5.3.2 Power factor and THD 5.3.3 Efficiency 5.3.4 Thermal measurement Chapter 6 Summary and further research 6.1 Summary 6.2 Future research Bibliography

    [1] EPA, “Energy Star Specification 5.0 for Computers,” www.energystar.gov
    [2] L. Huber, Y. Jang and M.M. jovanovic, “Performance Evaluation of Bridgeless PFC Boost Rectifiers, “IEEE Transactions on Power Electronics, vol. 23, no. 3m pp. 1381-1390, May 2008.
    [3] H. Ye, Z. Yang, J. Dai, C. Yan, X. Xin, and J. Ying, "Common mode noise modeling and analysis of dual boost PFC circuit," International Telecommunication Energy Conf. (INTELEC) Proc., pp. 575-582, Sep. 2004.
    [4] B. Lu, R. Brown, and M. Soldano, "Bridgeless PFC implementation using one cycle control technique," IEEE Applied Power Electronics (APEC) Conf. Proc., pp. 812-817, Mar. 2005.
    [5] P. Kong, S. Wang, and F.C. Lee, "Common mode EMI noise suppression in bridgeless boost PFC converter," CPES Power Electronics Conf. Proc., pp. 65-70, Apr. 2006.
    [6] J.C. Salmon, "Circuit topologies for PWM boost rectifiers operated from 1-phase and 3-phase ac supplies and using either single or split dc rail voltage outputs," IEEE Applied Power Electronics (APEC) Conf. Proc., pp. 473-479, Mar. 1995.
    [7] L. Zhou, Y. Wu, J. Honea, and Z. wang, “Highefficiency true bridgeless totem-pole PFC based on GaN HEMT: Design challenges and cost-effective solution, “Proceedings of PCIM Europe 2015; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy Management, Nuremburg, Germany, 2015, pp. 1-8
    [8] A. Mitwalli, S. Leeb, G. Verghese, and V. Thottuvelil, "An adaptive digital controller for a unity power factor converter," IEEE Trans. Power Electron., vol. 11, no. 2, pp. 374- 382, Mar. 1996
    [9] K. De Gusseme, D.M. Van de Sype, and J.A.A. Melkebeek, "Design issues for digital control of boost power factor correction converters," in Proc. IEEE Int. Symp. Industrial Electronics, L'Aquila, Italy, Jul. 8-11, 2002, pp. 731-736.
    [10] S. Buso, P. Mattavelli, L. Rossetto, and G. Spiazzi, "Simple digital control improving dynamic performance of power factor preregulators," IEEE trans. Power Electron., vol. 13, no. 5, pp. 814-823, Sep. 1998.
    [11] S. Wall and R. Jackson, "Fast controller design for single-phase power-factor correction systems," IEEE Trans. Ind. Electron., vol. 44, no. 5, pp. 654-660, Oct. 1997.
    [12] K. De Gusseme, D.M. Van de Sype, and J.A.A. Melkebeek, "Digitally controlled boost power-factor-correction converters operating in both continuous and discontinuous conduction mode," in Proc. IEEE PESC'04, Aachen, Germany, vol. 3, pp. 2346-2352, Jun. 20-25, 2004,.
    [13] J. Chou, Z. Lu, Z. Lin, Y. Ren, Z. Qian, and Y. Wang, "Novel sampling algorithm for DSP controlled 2 kW PFC converter," IEEE Trans. Power Electron., vol. 16, no. 2, pp. 217-222, Mar. 2001.
    [14] Infineon,” CoolMOS™ Power Transistor,” IPW90R120C3 datasheet, July. 2008.
    [15] CREE,” Silicon Carbide Power MOSFET C3MTM TM MOSFET Technology,” C3M0065090D datasheet, August. 2018.
    [16] Phillip C. Todd, "UC 3854 Controlled Power Factor Correction Circuit Design," Texas Instruments Power Supply Control Products, 1999.
    [17] David M. Van de Sype, K. De Gusseme, A. P. M. Van den Bossche, and J. A. Melkebeek, "Duty-ratio feedforward for digitally controlled boost PFC converters," IEEE trans. Industrial Electron., vol. 52, no. 1, pp. 108-115, Feb. 2005.
    [18] I. Bataseh, "Power Electronic Circuits," John Wiley & Sons Inc., 1st edition, 2004.
    [19] L. Dixon, "Optimizing the Design of High Power Factor Switching Preregulator," Unitrode Power Supply Design Seminar, 1990.
    [20] Hye-Jin Kim, Gab-Su Seo, Bo-Huang Cho, Hangseok Choi, "A Simple Average Current Control With On-Time Doubler for Multiphase CCM PFC Converter," IEEE trans. Power Electron., vol. 30, no. 3, pp. 1683-1693, Apr. 2014.
    [21] T. K Jappe, and S. A. Mussa, "Current control techniques applied in PFC boost converter at instantaneous power interruption," IECON '09 Annual conference of IEEE on Industrial Electronics, pp. 346-351, 2009.
    [22] L. Shu Fan, and A.M. Khambadkone, "A simple digital DCM control scheme for boost PFC operating in both CCM and DCM," Conference on Energy conversion congress and exposition (ECCE), pp. 1218-1225, 2010.
    [23] B. Bryant, and M.K. Kazimierczuk, "Modeling the closed-current loop of PWM boost DC-DC converters operating in CCM with peak current-mode control," IEEE trans. Circuit and System I, vol. 52, no. 11, pp. 2404-2012, 2005.
    [24] K. Suryanarayana, L. V. Prabhu, S. Anantha, K. Vishwas, "Analysis and modeling of digital peak current mode control," International conference on Power Electronic: Drives and Energy System (PEDES), pp. 1-6, 2012.
    [25] I. J. Prasuna, M. S. Kavya, K. Suryanarayana, and B. R. Shrinivasa Rao, "Digital peak current mode control of boost converter," International conference on Emergency research areas (AICERA/iCMMD), pp. 1-6, 2014.
    [26] V. Vorperian, “Simplified analysis of PWM converters using the model of the PWM switch: parts I and II,” IEEE Transactions on Aerospace and Electronic Systems, Vol. 26, No. 3, May 1990. Pp. 490-505.
    [27] L. Dixon, "High Power Factor Preregulators for Off-Line Power Supplies," Unitrode Power Supply Design Seminar Manual SEM700, 1990.
    [28] V. Bobal, J. Bohm, J. Fessl, and J. Machacek, "Digital Self-tuning Controllers," Springer, 2005 edition, May. 2005.
    [29] C. Basso, "Switch-Mode Power Supplies Spice Simulations and Practical Designs," McGraw-Hill, 1st edition, Feb. 2008.
    [30] Texas Instruments,”Zero crossing detection using comparator circuit,” Analog Engineer's Circuit: Amplifiers, SNOA999–July 2018
    [31] Texas Instruments,”Window Comparator Reference Design,” Peter Semig, Take Sato, TIDUB01-December 2015
    [32] J. B. Williams, "Design of feedback loop in unity power factor AC to DC converter," on PESC '89 record, 20th Annual IEEE Power Electronics specialists conference, vol. 2, pp. 959-967, Jun. 1989.
    [33] Van de Sype, DM, et al, "Duty-ratio feedforward for digitally controlled boost PFC converters," IEEE Transactions on Industrial Electronics, vol 52, nbr 1, Feb 2005.
    [34] Chen, M and J Sun, "Feedforward current control of boost single-phase PFC converters," IEEE Transactions on Power Electronics, vol 21, nbr 2, Mar 2006.
    [35] Prathapan, PT et al, "Feedforward current control of boost-derived single-phase PFC converters," APEC vol.3, 2005.

    QR CODE