複晶矽(polysilicon)薄膜電晶體(TFT)技術在面版製造中扮演一個重要的角色，它增進了同時將主動矩陣及周邊驅動電路整合在同一基板上的能力。然而，複晶矽薄膜電晶體導致一些不良效應，像是包括大的關閉狀態(off-state)的電流(leakage current，漏電流)，紐結效應(kink effect)和熱載子效應。 這些效應主要是由於在汲極旁邊的高側向電場所引起。因此，必須降低該電場以改善上述的現象。在本篇論文中，將分析擁有掩埋層通道及輕摻雜結構的新式複晶矽薄膜電晶體。我們將使用TSUPREM-4來模擬薄膜電晶體的結構，並操作MEDICI來模擬元件的電氣特性。
首先，製造三種不同結構的複晶矽薄膜電晶體，他們是：傳統型單一汲極/源極的薄膜電晶體、使用臨界電壓調整方式(Vth-adjustment method)的薄膜電晶體以及掩埋層通道(buried-channel, BC)的薄膜電晶體。其他的製程參數，像是各個閘極氧化層的厚度及不同的閘極長度（或是通道長度）也將與三種結構的電晶體一併討論。再加上輕摻雜結構之後，這三種結構的電晶體也會再討論。
最後，我們比較傳統型單一汲極/源極的薄膜電晶體、使用硼為1E12 cm-2的劑量以及20keV能量的臨界電壓調整方式薄膜電晶體、使用磷為2E11 cm-2的劑量，30keV能量以及使用硼為1E12 cm-2的劑量與20keV能量的掩埋層通道薄膜電晶體，以及擁有磷為2E11 cm-2的劑量，100keV能量輕摻雜結構的掩埋層通道薄膜電晶體的電氣特性。可以發現擁有輕摻雜結構的掩埋層通道薄膜電晶體，比起傳統型單一汲極/源極的薄膜電晶體、使用臨界電壓調整方式的薄膜電晶體以及掩埋層通道的薄膜電晶體，將會擁有更低的漏電流。因為它對藉由陷阱狀態所產生的載子發射機制能更有效的抑制。而且，輕摻雜結構的掩埋層通道薄膜電晶體也有相對較小的側向電場。因此，使用簡單及自我對準方式所製作出的輕摻雜結構掩埋層通道薄膜電晶體，在面板製作方面提供一個有效的方法來改善偏壓引起的問題。

Poly-Si TFTs play an important role for panel fabrications, enhancing the integration of both active matrix and peripheral driving circuitry on the same substrate. However, poly-Si TFTs lead to some poor effects, like large off-state currents, kink effect and hot carrier effect. These effects are mainly due to the high lateral electric field intensity near the drain, so it is necessary to alleviate the electric field intensity for improving those problems mentioned-above. We use TSUPREM-4 to simulate the TFT structures and operate MEDICI to simulate the electrical characteristics of devices.
In this thesis, three types TFTs with different structure were studied. They are the conventional single source/drain TFTs, the TFTs with Vth-adjustment method and the buried-channel (BC) TFTs. Some fabrication parameters such as various gate oxide thicknesses and different gate length (or channel length) would also included in discussion with the three structures. After adding the LDD structure, the samples of the three structures would be also discussed.
Finally, the electrical characteristics of the conventional single source/drain TFTs, the TFTs with Vth-adjustment method, the BC TFTs, and the BC TFTs with LDD structure were compared. They were the conventional single source/drain TFTs, boron implantation dose at 1E12 cm-2 doses with 20keV energy for the TFT with Vth-adjustment method, the BC TFT with phosphorus implantation dose at 2E11 cm-2 doses with 30keV energy and boron implantation dose at 1E12 cm-2 doses with 20keV energy, and the LDD structure is formed with phosphorus implantation dose at 2E11 cm-2 doses at 100 keV energy for the BC TFT. It could be found that the BC TFTs with LDD structure achieve much smaller leakage and less kink effect than the other three structures, attributable to the more effective suppression of carrier emission via trap states. Moreover, the lower lateral electric field intensity near the drain also showed in BC TFTs with LDD structure. As the result, the simple and self-aligned method for the BC with LDD structure is an effective way on panel fabrications to improve some bias-caused problems.

[1]. I. Manna, L.-Tien Jung, S. Banerjee, ‘‘A novel Si/SiGe sandwich polysilicon TFT for SRAM applications,’’ IEEE Device Research Conf., pp. 156-157, 1995
[2]. S. Koyama, ‘‘A novel cell structure for giga-bit EPROMs and flash memories using polysilicon thin film transistors,’’ IEEE VLSI Tech. Dig., pp. 44-45, 1992
[3]. N.-I. Lee, J.-W. Lee, H.-S. Kim, C.-H. Han, ‘‘High-performance EEPROMs using N- and P-channel polysilicon thin-film transistors with electron cyclotron resonance N2O-plasma oxide,’’ IEEE Electron Device Lett., pp. 15-17, 1999
[4]. Y. Matsueda, T. Shimobayashi, N. Okamoto, I. Yudasaka, H. Ohshima, ‘‘4.55-in. HDTV poly-Si TFT light valve for LCD projectors,’’ IEEE Display Research Conf., pp. 8-11, 1991
[5]. J. A. Rowlands, ‘‘Current advances and future trends in X-ray digital detectors for medical applications,’’ IEEE trans. Instrumentation and Measurement, Vol. 47, No. 6, pp. 1415-1418, 1998
[6]. T.-J. King, ‘‘Trends in polycrystalline-silicon thin-film transistor technologies for AMLCDs,’’ AMLCDs, pp. 80-86, 1995
[7]. M. Stewart, R.S. Howell, L. Pires, M.K. Hatalis, ‘‘Polysilicon TFT technology for active matrix OLED displays,’’ IEEE trans Electron Devices, Vol. 48, No. 5, pp. 845-851, 2001
[8]. J.-I. Ohwada, M. Takabatake, Y.A. Ono, A. Mimura, K. Ono, N. Konishi, ‘‘Peripheral circuit integrated poly-Si TFT LCD with gray scale representation,’’ IEEE trans. Electron Devices, Vol. 36, No.9, pp. 1923-1928, 1989
[9]. I.-W. Wu, A.G. Lewis, T.-Y. Huang, W.B. Jackson, A. Chiang, ‘‘Mechanism and device-to-device variation of leakage current in polysilicon thin film transistors,’’ IEDM Tech. Dig., pp.867-870, 1990
[10]. M.K. Hatalis, D.W. Greve, ‘‘High-performance thin-film transistors in low-temperature crystallized LPCVD amorphous silicon films,’’ IEEE Electron Device Lett., Vol. 8, pp. 361-364, 1987
[11]. F. V. Farmakis, J. Brini, G. Kamarinos, ‘‘Dependence of leakage current on the film quality in polycrystalline silicon thin-film transistors,’’ J. Appl. Phys., Vol. 88, No. 5, pp. 2648-2651, 2001
[12]. J. Zhonghe, H.S. Kwok, W. Man, ‘‘Performance of thin-film transistors with ultrathin Ni-MILC polycrystalline silicon channel layers,’’ IEEE Electron Device Lett., Vol. 20, No. 4, pp. 167-169, 1999
[13]. I.-W. Wu, A.G. Lewis, T.-Y. Huang, A. Chiang, ‘‘Effects of trap-state density reduction by plasma hydrogenation in low-temperature polysilicon TFT,’’ IEEE Electron Device Lett., Vol. 10, No. 3, pp. 123-125, 1989
[14]. K. Tanaka, H. Arai, S. Kohda, ‘‘Characteristics of offset-structure polycrystalline-silicon thin-film transistors,’’ IEEE Electron Device Lett., Vol. 9, No. 1, pp. 23-25, 1988
[15]. S. Miyamoto, S. Maegawa, S. Maeda, T. Ipposhi, H. Kuriyama, T. Nishimura, N. Tsubouchi, ‘‘Effect of LDD structure and channel poly-Si thinning on a gate-all-around TFT (GAT) for SRAM's,’’ IEEE trans. Electron Devices, Vol. 46, No. 8, pp. 1693-1698, 1999
[16]. S.S. Bhattacharya, S.K. Banerjee, B.-Y. Nguyen, P.J. Tobin, ‘‘Temperature dependence of the anomalous leakage current in polysilicon-on-insulator MOSFET's,’’ IEEE trans. Electron Devices, Vol. 41, No. 2, pp. 221-227, 1994
[17]. S.S. Tsao, D.R. Myers, G.K. Celler, ‘‘Gate coupling and floating-body effects in thin-film SOI MOSFETs,’’ IEEE Electronics Lett., Vol. 24, No. 4, pp. 238-239, 1988
[18]. T.-F. Chen, C.-F. Yeh, J.-C. Lou, ‘‘Effects of grain boundaries on performance and hot-carrier reliability of excimer-laser annealed polycrystalline silicon thin file transistors,’’ J. Appl. Phys., Vol. 95, No. 10, pp. 5788-5794, 2004
[19]. L.C. Parrillo, L.K. Wang, R.D. Swenumson, R.L. Field, R.C. Melin, R.A. Levy, ‘‘Twin-Tub CMOS II-An advanced VLSI technology,’’ IEDM Tech. Dig., Vol.28, pp. 706-710, 1982
[20]. G.J. Hu, C.Y. Ting, Y. Taur, R.H. Dennard, ‘‘Design and fabrication of p-channel FET for 1-µm CMOS technology,’’ IEDM Tech. Dig., Vol. 28, pp. 710-713, 1982
[21]. G. Guegan, S. Deleonibus, C. Caillat, S. Tedesco, B. Dal’zotto, M. Heitzmann, M.E. Nier, P. Mur, ‘‘A 0.10 μm buried p-channel MOSFET with through the gate boron implantation ans arsenic tilted pocket,’’ Solid-State Electronics, Vol. 46, pp. 343-348, 2002
[22]. C.-M. Park, M.-K. Han, ‘‘Fabrication of the buried channel polycrystalline silicon TFT,’’ Solid-State Electronics, Vol. 43, pp. 1785-1789, 1999
[23]. S. M. Sze, ‘‘Semiconductor devices, physics and Technology,’’ 2nd Ed., Wiley, New York, 2001