研究生: |
奉啓元 Chi-Yuan Feng |
---|---|
論文名稱: |
三相四階飛馳電容升壓型功率因數修正器設計與研製 Design and Implementation of a Three-phase Four-level Flying Capacitor Power Factor Correction |
指導教授: |
邱煌仁
Huang-Jen Chiu |
口試委員: |
邱煌仁
Huang-Jen Chiu 張佑丞 Yu-Cheng Chang 劉宇晨 Yu-Chen Liu |
學位類別: |
碩士 Master |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2022 |
畢業學年度: | 110 |
語文別: | 中文 |
論文頁數: | 85 |
中文關鍵詞: | 動態相移脈寬調變法 、多階式飛馳電容功率因數修正器 、鎖相迴路 |
外文關鍵詞: | Dynamic Phase Shift PWM Modulation Method, phase Four-level Flying-capacitor Power Factor Corrector, Phase-locked Loop |
相關次數: | 點閱:173 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
[1] M. D. Manjrekar, R. Kieferndorf and G. Venkataramanan, "Power electronic transformers for utility applications," Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129), 2000, pp. 2496-2502
[2] Infineon Technologies, CoolSiC™ 1200 V SiC MOSFET Application Note,https://www.infineon.com/dgdl/Infineon-CoolSiC_MOSFET_1200V-SiC_trench_power_device-ApplicationNotes-v01_01-EN.pdf?fileId=5546d462617643590161c27fbcda0aae
[3] Abraham I. Pressman, Keith Billings, Taylor Morey,交換式電源設計,呂文隆、張簡士琨、曾國境譯,第三版,全華圖書股份有限公司,2012年。
[4] "IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems," in IEEE Std 519-2014 (Revision of IEEE Std 519-1992) , vol., no., pp.1-29, 11 June 2014.
[5] EUROPEAN POWER SUPPLY MANUFACTURERS ASSOCIATION,https://emcfastpass.com/wpcontent/uploads/2017/04/Applicability_flow_chart.pdf
[6] 徐永隆,具動態載波相移脈寬調變之三相六階飛馳電容功率因數修正器,國立臺灣科技大學電子工程系博士論文,2021年。
[7] Y. -L. Syu, Z. Liao, N. -T. Fu, Y. -C. Liu, H. -J. Chiu and R. C. N. Pilawa-Podgurski, "Design and Control of A High Power Density Three-Phase Flying Capacitor Multilevel Power Factor Correction Rectifier," 2021 IEEE Applied Power Electronics Conference and Exposition (APEC), 2021, pp. 613-618.
[8] B. P. McGrath and D. G. Holmes, "Enhanced voltage balancing of a flying capacitor multilevel converter using Phase Disposition (PD) modulation," 2009 IEEE Energy Conversion Congress and Exposition, 2009, pp. 3108-3115.
[9] M. Khazraei, H. Sepahvand, K. Corzine and M. Ferdowsi, "A generalized capacitor voltage balancing scheme for flying capacitor multilevel converters," 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2010, pp. 58-62.
[10] Ó. López et al., "Carrier-Based PWM Equivalent to Multilevel Multiphase Space Vector PWM Techniques," in IEEE Transactions on Industrial Electronics, vol. 67, no. 7, pp. 5220-5231, July 2020.
[11] Yo-Han Lee, Dong-Hyun Kim and Dong-Seok Hyun, "Carrier based SVPWM method for multi-level system with reduced HDF [harmonic distortion factor]," Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129), 2000, pp. 1996-2003 vol.3.
[12] Q. Yan, X. Zhang, T. Zhao, X. Yuan and R. Zhao, "An Analytical Simplified Three-Level SVPWM With Unified Zero-Sequence Component Injection," in IEEE Transactions on Power Delivery, vol. 37, no. 3, pp. 2417-2420, June 2022.
[13] J. Sabarad and G. H. Kulkarni, "Comparative analysis of SVPWM and SPWM techniques for multilevel inverter," 2015 International Conference on Power and Advanced Control Engineering (ICPACE), 2015, pp. 232-237.
[14] TIDA-00779, "230 V, 3.5 kW PFC With >98% Efficiency, Optimized for BOM and Size Reference Design," Texas Instruments Designs, January 2016.
[15] R. Hou, J. Lu and D. Chen, "Parasitic capacitance Eqoss loss mechanism, calculation, and measurement in hard-switching for GaN HEMTs," 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), 2018, pp. 919-924.
[16] S. Ali, I. Setiawan and S. Handoko, "Design and Performance Test of Three Phased Synchronous Reference Frame-Phase Locked Loop (SRF-PLL) using DSPIC30F4011," 2018 5th International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE), 2018, pp. 51-56.
[17] X. Wu, T. Huang, X. Chen, H. Hu and G. He, "Frequency Characteristic and Impedance Analysis on Three-Phase Grid-Connected Inverters Based on DDSRF-PLL," 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia), 2019, pp. 1053-1058.
[18] R. A. Flores, I. Y. H. Gu and M. H. J. Bollen, "Positive and negative sequence estimation for unbalanced voltage dips," 2003 IEEE Power Engineering Society General Meeting (IEEE Cat. No.03CH37491), 2003, pp. 2498-2502.
[19] J. Li-Jun et al., "Unbalanced control of grid-side converter based on DSOGI-PLL," 2015 IEEE 10th Conference on Industrial Electronics and Applications (ICIEA), 2015, pp. 1145-1149.
[20] X. Wang, "Optimization strategy of DSOGI-PLL precision under harmonic interference conditions," 2020 IEEE Sustainable Power and Energy Conference (iSPEC), 2020, pp. 852-857