研究生: |
楊鈞傑 Chun-chieh Yang |
---|---|
論文名稱: |
帶有以CF4電漿處理之緩衝隔絕層之低溫複晶矽薄膜電晶體特性改善研究 Performance Improvement of LTPS-TFTs with CF4 plasma treated Buffer Layer |
指導教授: |
范慶麟
Ching-Lin Fan |
口試委員: |
李志堅
C. C. Lee 王錫九 S. J. Wang |
學位類別: |
碩士 Master |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2009 |
畢業學年度: | 97 |
語文別: | 中文 |
論文頁數: | 60 |
中文關鍵詞: | 低溫複晶矽 、薄膜電晶體 、電漿鈍化技術 、緩衝絕緣層 、氟 |
外文關鍵詞: | low-temperature poly-silicon, thin-film transistors, plasma passvation, buffer layer, CF4 |
相關次數: | 點閱:286 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文中以一種新穎的方法探討氟在低溫複晶矽薄膜電晶體中,驅入的容易度,以及對元件特性改善的效果;並對先前的技術做比較。
我們提出的方法是,使用CF4電漿來對元件的Buffer Layer做處理,讓氟能留在這層材質上;而在接下來沉積非晶矽(amorphous silicon, a-Si)做為通道層之後,氟能利用接著的熱處理來達到鈍化通道內的缺陷的效果,改善元件的特性。
不同於先前的技術直接的在通道層表面做處理,本論文探討的為另一個和通道層接觸的界面,也就是在通道層之下的Buffer Layer來做處理,希望能把CF4電漿處理所造成的損害減到最低,但還是能維持改善的效果以及元件的良率。
In this thesis, we develop a novel fabrication process to incorporate Fluorine ions with LTPS-TFTs. We use this process to discuss the difficulty of fluorine’s incorporating, the enhancement to device electrical characteristics; and compare this process with conventional ones.
Our process used the CF4 plasma treatment for the Buffer Layer, making fluorine ions incorporated into this film. Followed with the a-Si channel layer deposition, the Si-F bond was formed by the SPC process to passivate the defects in the channel film. Thus, the process can enhance the electrical characteristics of our device.
Differ from conventional techniques which treat the channel film directly, this thesis focused on the treatments on the Buffer Layer. We reduced the damage caused by the CF4 plasma. At the same time, the performance improvement was maintained.
[1] C.H. Fa, and T. T. Jew, “The polysilicon insulated-gate field-effect transistor,” IEEE Trans. Electron Devices, vol. 13, no. 2, pp. 290, 1966.
[2] W.G. Hawkins, “Polycrystalline-silicon device technology for large-area
electronics,” IEEE Trans. Electron Devices, vol. 33, pp. 477-481, 1986.
[3] Y. Oana, “Current and future technology of low-temperature poly-Si TFT-LCDs,” Journal of the SID, vol.9, pp. 169-172, 2001.
[4] Morozumi, K. Oguchi, S. Yazawa,Y. Kodaira, H. Ohshima, and T. Mano, “B/W and color LC video display addressed by poly-Si TFTs,” SID DIG., pp. 156, 1983.
[5] R. E. Proano, R. S. Misage, D. Jones, and D. G. Ast, “Guest-host active matrix liquid-crystal display using high-voltage polysilicon thin film transistors,” IEEE Trans. Electron Devices, vol. 38, pp. 1781, 1991.
[6] C.L. Fan and T. H. Yang, “Effects of NH3 Plasma Pretreatment before Crystallization on Low-Temperature-Processed Poly-Si Thin-Film Transistors,” Journal of The Electrochemical Society, 153 (8) H161-H165 (2006).
[7] H. Kuriyama et al., “Enlargement of poly-Si film grain size by excimer laser annealing and its application to high-performance poly-Si thin film transistor,” Jpn. J. Appl. Phys., vol. 30, pp. 3700-3703, 1991.
[8] A. Nakamura, F. Emoto, E. Fujii, and A. Tamamoto, “A high-reliability,
low-operation-voltage monolithic active-matrix LCD by using advanced solid-phase growth technique,” IEDM Tech. pp.847, 1990.
[9] T. Sameshima, S. Usui, and M. Sekiya, IEEE Electron Device Lett., 7, 276 (1986).
[10] C.L. Fan and M.C. Chen, “Performance Improvement of Excimer Laser Annealed Poly-Si TFTs Using Fluorine Ion Implantation ” , Electrochemical and Solid-State Letters, 5 (8) G75-G77 (2002).
[11] C.W. Chang, C.K. Deng, S.C. Wu, J.J. Huang, H.R. Chang, and T.F. Lei, “Characterizing Fluorine-Ion Implant Effects on Poly-Si Thin-Film Transistors With Pr2O3 Gate Dielectric”, JOURNAL OF DISPLAY TECHNOLOGY, VOL. 4, NO. 2, JUNE 2008.
[12] M. W. Ma, C.Y. Chen, C.J. Su, W.C. Wu, Y.H. Wu, T.Y. Yang, K.H. Kao, T.S. Chao, and T.F. Lei, “Impacts of Fluorine Ion Implantation With Low-Temperature Solid-Phase Crystallized Activation on High-κ LTPS-TFT”, IEEE ELECTRON DEVICE LETTERS, VOL. 29, NO. 2, FEBRUARY 2008.
[13]C.W. Chang, P.W. Huang, C.K. Deng, J.J. Huang, H.R. Chang, and T.F. Lei, “CF4-Plasma-Induced Fluorine Passivation Effects on Poly-Si TFTs with High-k Pr2O3 Gate Dielectric”, Journal of The Electrochemical Society, 155 (2) J50-J54 (2008)
[14]C.F. Weng, T.C. Chang, Y.H. Tai, S.T. Huang, K.T. Wue, C.W. Chen, W.C. Kuo, T.F. Young, “Thermal analysis on the degradation of poly-silicon TFTs under AC stress”, Materials Chemistry and Physics, 116 (2-3), pp. 344-347 (2009)
[15] J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and
M. Rider, “Conductivity behavior in polycrystalline semiconductor thin film transistors,” J. Appl. Phys., vol. 53, no. 2, pp. 1193–1202, Feb. 1982.
[16] R. E. Proano, R. S. Misage, and D. G. Ast, “Development and electrical properties of undoped polycrystalline silicon thin-film transistor,” IEEE Trans. Electron Devices, vol. 36, no. 9, pp. 1915–1922, Sep. 1989.
[17] C.H. Tu, T.C. Chang, P.T. Liu, C.H. Chen, C.Y. Yang, Y.C. Wu, H.C. Liu, L.T. Chang, C.C. Tsai, S. M. Sze, and C.Y. Chang, “Electrical Enhancement of Solid Phase Crystallized Poly-Si Thin-Film Transistors with Fluorine Ion Implantation”, Journal of The Electrochemical Society, 153(9) G815-G818 (2006)
[18] M. Hack, A. G. Lewis, and I. W. Wu, “Physical models for degradation effects in polysilicon thin-film transistors,” IEEE Trans. Electron Devices, vol. 40, no. 5, pp. 890–897, May 1993
[19] C.L. Fan and M. C. Chen, “Fabrication of High Performance Low-Temperature Poly-Si Thin-Film Transistors Using a Modulated Process”, Journal of The Electrochemical Society, 149 (4) H93-H97 (2002)