本論文係有關影像處理演算處理器之軟硬體整合設計與驗證，相關研究工作包含四大部分：第一部份為中心與周界計算、移位、縮放、旋轉投影等演算法之軟體設計；第二部份為設計與實現上述演算法之硬體處理器；第三部份為編寫相關驅動程式以將演算處理器與驗證系統整合；第四部份為相關演算處理器之驗證與效能測試。
整體而言，本論文係以設計與發展各種影像處理演算處理器為目標，並展示一種軟/硬整合設計之方法，以改善其設計與驗證流程之效率。

This thesis is related to hardware/software co-design and verification of the algorithmic processors for image processing. The research work includes four parts. The first part is about software design of the image processing algorithms such as center and size finding, translation, scaling, rotation, and projection. The second part is to design and implement hardware processors for the algorithms mentioned above. The third part is to write the related drivers to integrate the algorithmic processors and the verification system together. The fourth part is about the verification and performance test of the related algorithmic processors.
On the whole, the goal of this thesis is to design and develop various algorithmic processors for image processing. Meanwhile, a hardware/software co-design method is presented to improve the efficiency of both the design and verification flows.

[1]陳鶴仁, SOPC-based演算處理器驗證系統之硬體設計, 國立台灣科技大學碩士學位論文, 民國九十五年。

[2]吳家豪, RPC-based演算處理器驗證系統之Linux端相關軟體設計, 國立台灣科技大學碩士學位論文, 民國九十五年。

[3]吳家豪, RPC-based演算處理器驗證系統之NIOS II 相關軟體設計, 國立台灣科技大學碩士學位論文, 民國九十五年。

[4]Michael D. Ciletti, Advanced Digital Design with the Verilog HDL, Prentice-Hall, 2003

[5]Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2nd ed., Upper Saddle River, N. J.: Prentice-Hall PTR, 2003.

[6]David A. Patterson & John L. Hennessy, Computer Organization & Design the Hardware/Software Interface, 2nd ed., Morgan Kaufmann, 2003.

[7]Milan Sonka, Vaclav Hlavac, Roger Boyle, Image Processing, Analysis, and Machine Vision 2nd ed., PWS Publishing.

[8]Quartus II Handbook, Altera Corporation, 2005.

[9]Avalon Bus Specification Reference Manual, Altera Corporation, 2005.

[10]IEEE Computer Society, IEEE Standard 1364.1TM-2002, IEEE Standard for Verilog Register Transfer Level Synthesis.

[11]Nikolay Sorokin, Implementation of high-speed fixed-point dividors on FPGA, Pacific National University .

[12]Dengwei Fu and Alan N. Willson, Jr., A High-speed Processor for Digital Sine/Cosine Generation and Angle Rotation, Proceedings of
the 32nd Asilomar Conference on Signal, System and Computers,
Nov. 1-4, 1998.

[13]Nuio Tsuchida, Yoji Yamada, and Minoru Ueda, Hardware for Image Rotation by Twice Skew Transformations, IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-35, April
1987.