在近代，快閃記憶體儲存裝置(Flash Memory)的容量發展的非常地快速，並且伴隨著消費性電子產品和嵌入式系統的流行，使得快閃記憶體的技術迅速發展。為了適當地管理產品的損耗及初始化的效能，製造商在系統分析和設計上將會面臨一連串的挑戰。如何針對快閃記憶體儲存裝置設計規劃一個適當的初始化時間和分析初始化時間將會是一個值得深入探討的研究課題。在本文中的主要設計目標是在典型的粗略式(Coarse-grained)快閃記憶體轉換層(Flash Translation Layer，FTL)上提供一可預料的系統初始化時間和潰毀回復(Crash Recovery)的機制。時間分析對於系統初始化探討了記憶體大小和初始化時間之間的關係，並且時間分析對於潰毀回復保證了一個最壞狀況(Worse Case)的回復時間。在實驗中，我們測量並且估計了系統初始化的時間和潰毀回復的時間。我們證明了可變式系統初始化時間潰毀回復機制可以很好的應用在典型的粗略式快閃記憶體轉換層上。

Recently, the capacity of flash-memory storage systems grows rapidly and flash- memory technology has advanced along with the wave of consumer electronics and em-bedded systems. In order to properly manage the product cost and initialization perfor-mance, vendors face serious challenges in system designs and analysis. How to propose a time-suitable system initialization and crash recovery design for flash- memory storage systems has become an important research topic. In this thesis, the objective of the design is to provide an expected system initialization and crash recovery based on a typical coarse-grained flash translation layer. The time analysis for the system initialization is pro-vided to discuss the relation between the size of main memory and the system initialization time. A time analysis for the crash recovery is also provided to guarantee the worst-case recovery time. In the experiments, we provide the measurement and the estimation of the system initialization time and the crash recovery time. We show that the design of the time-adjustable system initialization and crash recovery can be applied well to the typical coarse-grained flash translation layer.

[1] Woodhouse, D. Jffs: The journalling flash file system, “Flash file system optimized for page-mode flash technologies.” U.S. Pat. No. 5, 937 (1991)

[2] Bez, R., Camerlenghi, E., Modelli, A., and Visconti, A. “Introduction to flash memory.” Proceedings of The IEEE 91, 4 (2003)

[3] “ Nand flash-memory datasheet.” Electronics, S. 2008.

[4] Kim, J., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y., “A space-efficient flash trans-lation layer for compact-flash systems.” IEEE Transactions on Consumer Electronics 48, 2, pp. 366-375 (2002)

[5] Wu, M. and Zwaenepoel, W., “eNVy: A non-volatile, main memory storage system.” In The 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ACM, pp. 86-97 (1994)

[6] Kawaguchi, A., Nishioka, S., and Motoda, H. “A flash-memory based file system.” In USENIX Technical Conference on Unix and Advanced Computing Systems. pp. 155-164 (1995)

[7] Kim, H. J. and Lee, S. G., “A new flash memory management for flash storage system.” In Annual International Computer Software and Applications Conference. IEEE, Phoenix, pp. 284 - 289 (1999)

[8] Wu, C. H. and Kuo, T. W., “An adaptive two-level management for the flash transla-tion layer in embedded systems.” In International Conference on Computer-Aided Design (ICCAD). ACM/IEEE, pp. 601-606 (2006)

[9] Wu, C. H., Kuo, T. W., and Chang, L. P. 2006. The design of efficient initialization and crash recovery for log-based file systems over flash memory. ACM Transactions on Storage (ACM TOS) 2, 4, pp. 449-467 (2006)

[10] Park, C., Seo, J., Seo, D., Kim, S., and Kim, B., “Cost-efficient memory architecture design of nand flash memory embedded systems.” In International Conference on Com-puter Design (ICCD). IEEE, pp. 474-480 (2003)

[11] “Ftl logger exchanging data with ftl systems.” Corporation, Intel. AP-619 (1995)

[12] “Understanding the flash translation layer(ftl) specification.” Corporation, Intel. AP-684 (1998)

[13] “Yet another flash filing system.” Company, A. O., available on http://www.yaffs.net/

[14] Rosenblum, M. and Ousterhout, J. K., “The design and implementation of a log-structured file system.” ACM Transactions on Computer Systems 10, 1 (Feb.), pp. 26-52 (1992)

[15] Kim, S.-Y. and Jung, S.-I., “A log-based flash translation layer for large nand flash memory.” In The 8th International Conference on Advanced Communication Technology. IEEE, pp. 1641-1644 (2006)

[16] Lee, S.-W., Choi, W.-K., and Park, D.-J., “Fast: An efficient flash translation layer for flash memory.” In Embedded and Ubiquitous Computing (EUC) Workshop. EUC, pp. 879-887 (2006)

[17] Park, C., Cheon, W., Lee, Y., Jung, M.-S., Cho, W., and Yoon, H., “A re-configurable ftl (flash translation layer) architecture for nand flash based applications.” In International Workshop on Rapid System Prototyping. IEEE, pp. 202-208 (2007)

[18] Kang, J. U., H. Jo, J. S. K., and Lee, J., “A superblock-based flash translation layer for nand flash memory.” In International Conference on Embedded Software. ACM/IEEE, pp. 161-170 (2006)

[19] Yim, K. S., Kim, J., and Koh, K., “A fast start-up technique for flash memory based computing systems.” In Proceedings of the ACM Symposium on Applied Computing. ACM, pp. 843-849 (2005)

[20] Wu, C. H., “A flash translation layer for huge-capacity flash-memory storage systems.” In International Conference on Computer Systems and Applications (AICCSA). ACS/IEEE, pp. 100-107 (2008)