本論文是探討使用標準互補式金氧半製程來設計應用於光傳送器之鎖相迴路時脈產生器，它可產生數個互相呈倍數的時脈給多工器去合成平行傳輸的資料成一個高速串列的資料束。本文分別針對相關電路之設計、模擬、量測來說明。
首先，為了分析鎖相迴路時脈產生器，我們建立了迴路的參數並探討這些參數對鎖相迴路暫態響應的影響。此外，我們也注入雜訊到這個迴路，探討它與迴路參數的關係。
第二，我們設計出1GHz的鎖相迴路時脈產生器，模擬出其抖動為4.081ps rms，而且此電路的佈局面積只佔0.784mm × 0.653mm。我們的鎖相迴路時脈產生器有三個特色: (一)、可消除相頻偵測器輸出的脈衝雜訊(Glith)。(二)、為了達到高速的操作，振盪器僅由兩個延遲電路所組成。(三)、修改傳統的 TSPC反及閘之D型正反器(True-Single-Phase-Clock D type flip-flop with NAND gate)，以實現一個快速及無脈衝雜訊之電路架構於除頻器內。
第三，雖然整個鎖相迴路晶片尚未整合完成，但已經實現部份其組成之分系統，如擁有電荷消除功能的電荷幫浦、傳輸閘型的振盪器以及具有自我校正頻率功能的振盪器。而量測結果顯示這個具有自我校正頻率功能的振盪器之頻率可調範圍為204MHz至652MHz，並且它在±10%電源電壓變動範圍內，控制電壓分別從3V變化到1.6V，所對應之頻率誤差都在±4.3%內。
最後，為了提升振盪器之操作速度，我們實現了一個互補式LC tank壓控振盪器。振盪器操作頻率的量測值可從2.04GHz變化到2.51GHz，而且相位雜訊為-100dBc/Hz@1MHz。

This thesis describes a design of PLL clock generator for optical transmitter in a standard CMOS process. It can produce multiple-times clocks for a multiplexer which combines the parallel sequences of data at lower rates to generate a single high-speed serial signal. Our design methodology, simulation, and measurement can be summarized as follows.
First, in order to analyze the PLL clock generator, we have established the loop parameters. The parameters effect on the PLL transient characteristic has been studied. Besides, noise sources were introduced into the PLL and its relationship with the loop parameters was explored.
Second, a 1GHz PLL clock generator has been designed. The simulated jitter performance at 1GHz is equal to 4.081ps rms. The circuit only occupies an area of 0.784mm × 0.653mm. Furthermore, our PLL clock generator has three features. (i) A removal glitch circuit was presented to eliminate the coincident output pulse of the PFD. (ii) The ring oscillator consists of two delay cells and it enables a high-frequency operation. (iii) By modifying a traditional TSPC D-FF (True-Single-Phase-Clock D type flip-flop) with NAND gate, a fast and glitch-free TSPC D-FF with NAND gate was designed in the prescaler.
Third, although a single-chip system of PLL clock generator has not been completed, we have implemented some of the component subsystems such as the charge pump with charge removal, the transmission-gate VCO, and the self-regulating VCO. The measured self-regulating VCO exhibits a tuning range between 204MHz and 652MHz. Furthermore, it has better frequency immunity to supply voltage variation for the supply range of VDD ±10%. In the range of the control voltage from 3V to 1.6V, its frequency deviation is within ±4.3%.
Finally, a complementary type LC oscillator was implemented in order to improve a higher operating frequency. The measured LC oscillator has a tuning range of 2.04GHz to 2.51GHz. The phase noise at a 1MHz offset is approximated equal to -100dBc/Hz.

[1] K. I. Yukimatsu and Y. Shimazu, “Optical interconnections in switching system,” Oxford Journal of IEICE Transactions on Electronics, vol. E77-C, no. 1, pp. 2-8, Jan. 1994.
[2] H. C. Lee, S. C. Lee, Y. P. Lin, and C. K. Liu, "Interface-trap assisted emission in Si CMOS light emitting devices," Japan Journal of Applied Physics, vol. 44, no. 6A, pp. 3867-3871, 2005.
[3] B. Razavi, “Prospects of CMOS technology for high-speed optical communication circuits,” IEEE Journal of Solid-State Circuits, vol. 37, no. 9, pp.1135-1145, Sept. 2002.
[4] A. X. Widmer, P. A. Franaszek, “A DC-balanced, partitioned-block, 8B/10B transmission Code,” IBM Journal of Research and Development, vol. 27, no. 5, pp. 440-451, Sept. 1983.
[5] L. Sun and T. A. Kwasniewski, “A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator,” IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 910-916, June 2001.
[6] B. Razavi, RF Microelectronics, Upper Saddle River, NJ: Prentice Hall, 1998.
[7] J. Savoj and B. Razvi, High-Speed CMOS Circuits for Optical Receivers, Kluwer Academic Publishers, 2001.
[8] H. H. Kuo, “Research on 2GHz and 5GHz CMOS frequency synthesizer RFICs for 802.11 WLAN,” M.S. Thesis, Dept. of Electrical Engineering, National Cheng Kung University, June 2004.
[9] C. H. Lu, “Design of a 2.5Gb/s clock and data recovery circuit,” M.S. Thesis, Dept. of Electrical Engineering, National Central University, June 2001.
[10] R. C. Dorf and J. A. Svoboda, Introduction to Electric Circuits, New York, NY: John Wiley & Sons, 1999.
[11] M. S. Hsu, “Design and application of a 1.25Gb/s clock and data recovery circuit,” M.S. Thesis, Dept. of Electrical Engineering, National Taiwan University,
[12] S. I. Liu, Theory and Application of Phase-Locked Loop, Lecture note, Dept. of Electrical Engineering, National Taiwan University, 2004.
[13] A. S. Sedra and K. C. Smith, Microelectronic Circuits, New York, NY: Oxford, 1998.
[14] S. Haykin, and B. V. Veen, Signals and Systems, John Wiley & Sons, 1999.
[15] T. F. Kuo, “Design of PLL-based frequency synthesizer for ADC in LCD monitor,” M.S. Thesis Dept. of Electrical Engineering, National Chiao Tung University, June 2001.
[16] B. Razavi, Design of Analog CMOS Integrated Circuits, New York, NY: McGraw-Hill, 2001.
[17] S. Kim, K. Lee, Y. Moon, D. K. Jeong, Y. Choi, and H. K. Lim, “A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL”, IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 691-700, May 1997.
[18] R. Desikachari. “High-speed CMOS dual-modulus prescaler for frequency synthesis,” M. S. Thesis, Oregon State University, 2004.
[19] D. Johns, and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, 1997
[20] P. Larsson, “A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability,” IEEE Journal of Solid-State Circuits, vol. 34, no. 12, pp. 1951-1960, Dec. 1999.
[21] W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” IEEE ISCAS, vol. 2, pp. 545-548, 1999.
[22] Y. J. Chen, “An integrated CMOS optical receiver with clock and data recovery circuit,” M. S. Thesis, University of Pretoria, Aug. 2005.
[23] I. C. Hwang, C. Kim, and S. M. Kang, “A CMOS self-regulating VCO with low supply sensitivity,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 42-48, Jan. 2004.
[24] I. C. Hwang and S. M. Kang, “A self-regulating VCO with supply sensitivity of <0.15%-Delay/1%-supply,” IEEE International Solid-State Circuits Conf., Sec.8.2, pp.140-141, Feb. 2002.
[25] W. S. T. Yan and H. C. Luong, “A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator,” IEEE Transactions on Circuits and Systems II: Analog Integrated Circuits and Digital Signal Processing, Vol. 48, no. 2, pp. 216-221, Feb. 2001.
[26] J. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 1989.
[27] C. Y. Yang, G. K. Dehng, J. M. Hsu, and S. I. Liu, “New dynamic flip-flops for high-speed dual-modulus prescaler,“ IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp. 1568-1571, Oct. 1998.
[28] Q. Huang and R. Rogenmoser, “Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks,” IEEE Journal of Solid-State Circuits, vol. 31, no. 3, pp. 456-465, March 1996.
[29] D. M. Pozar, Microwave Engineering, Hoboken, NJ: John Wiley & Sons, 2005.
[30] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE Journal of Solid-State Circuits, vol. 31, no. 3, pp. 331-343, March 1996.
[31] R. E. Ziemer and W. H. Tranter, Principles of Communications, New York, NY: John Wiley & Sons, 2002.
[32] T. I. Ahrens and T. H. Lee, “A 1.4-GHz 3-mW CMOS LC low phase noise VCO using tapped bond wire inductances,” International Symposium on Low Power Electronics and Design, pp. 16-19, Aug. 1998.
[33] S. M. Oh, C. W. Kim, and S. G. Lee, “A 74%, 1.56-2.71 GHz, wide-tunable LC-tuned VCO in 0.35-μm CMOS technology,” Microwave and Optical Technology Letters, vol. 37, no. 2, pp. 98-100, April 2003.
[34] H. S. Muthali, T. P. Thomas, and I. A. Young, “A CMOS 10-Gb/s SONET transceiver,” IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1026-1033, July 2004.