簡易檢索 / 詳目顯示
| 研究生： |
林緯德 Wei-Te Lin |
|---|---|
| 論文名稱： |
使用表格分割技術之低功率JPEG Huffman解碼器設計 Design of A Low Power Huffman Decoder for JPEG Using Lookup Table Bipartition Technique |
| 指導教授： |
阮聖彰
Shanq-Jang Ruan |
| 口試委員: |
梁文耀
Wen-Yew Liang 楊佳玲 Chia-Lin Yang 郭景明 Jing-Ming Guo 許孟超 Mon-Chau Shie |
| 學位類別： |
碩士 Master |
| 系所名稱： |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
| 論文出版年： | 2007 |
| 畢業學年度： | 95 |
| 語文別： | 英文 |
| 論文頁數： | 41 |
| 中文關鍵詞： | 霍夫曼 、解碼 、低功率 、二分割 |
| 外文關鍵詞： | Huffman, Decoding, Bipartitiion |
| 相關次數： | 點閱：158 下載：1 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
JPEG（Joint Photographic Experts Group）影像編碼與解碼在現今是一種最常應用於通訊及儲存上的技術。之前在不定長度解碼器上之研究都是在提高解碼的效能，幾乎沒有降低消耗功率方面的研究，但是在可攜式產品（例如：PDA, 筆記型電腦, 手機），因為這些裝置都是利用電池供電的，所以降低消耗功率對可攜式裝置是很重要的議題。
在這篇論文中我們利用並列不定長度解碼器及二分割架構來設計低功率JPEG Huffman解碼器。因為所使用的Huffman碼是傳統JPEG影像編碼與解碼的Huffman碼，所以在編碼端是不需要做任何改變的。在實驗方面，我們使用台積電0.13μm製程,功率量測則是使用Synopsys PrimePower。實驗結果顯示我們所提出的JPEG Huffman解碼器架構跟傳統的解碼器相比，所提出的解碼器減少了22.6％的平均功率消耗而且解碼器所需的面積亦比傳統還小。
JPEG image codec is one of the most commonly used standards for communication and storage applications. Previous work related to variable length decoders is primarily aimed at high throughput applications, but the increased demand for portable device has made power a very important factor. In this paper, a new approach to implement JPEG Huffman decoder is presented, which exploits the statistics of Huffman codewords to reduce power. Our approach uses bipartition architecture to split Huffman table into two partitions based on codeword frequency. Experimental results of the gate level simulation using Synopsys
PrimePower show that the proposed method can reduce the power consumption by 22.6% on average and less area compared to general Huffman decoder.
[1] L. Benini and G. De Micheli, Dynamic power management: Design techniques and cad tools, Kluwer Academic Publishers, 1998.
[2] V. Bhaskaran and K. Konstantinides, Image and video compression standards algorithm and architectures, Kluwer Academic, 1999.
[3] S. F. CHANG and D.C. MESSERSCHMITT, Designing high-throughput vlc decoder
part i - concurrent vlsi architectures, IEEE Trans. Circuits and Systems for Video Technology 2 (1992), 187–196.
[4] Y. W. Chang, T. K. Truong, and Y. Chang, Direct mapping architecture for jpeg huffman decoder, IEE Proc. Communications 153 (2006), 333–340.
[5] S. J. Chen, R. J. Shang, X. J. Huang, S. J. Ruan, and F. Lai, Bipartition and synthesis in low power pipelined circuits, IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences E81-A (1998), no. 4, 664–671.
[6] S. H. Cho, T. Xanthopoulos, and A. P. Chandrakasan, A low power variable length decoder for mpeg-2 based on nonuniform fine-grain table partitioning, IEEE Trans. Very Large Scale Integration (VLSI) Systems 7 (1999), 249–257.
[7] S. B. Choi and M. H. Lee, High speed pattern matching for a fast huffman decoder, IEEE Trans. Consum. Electron 41 (1995), 97 – 103.
[8] P. Kuan Huang and S. Ghiasi, Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities, Design, Automation and Test in Europe, 2006. DATE ’06. Proceedings 1 (2006), 1–2.
[9] D. A. Huffman, A method for the construction of minimum-redundancy codes, Proc. Institute of Radio Engineers(IRE) 40 (1952), 1098–1101.
[10] J. H. Jiang, C. C. Chang, and T. S. Chen, An efficient huffman decoding method based on pattern partition and look-up table, Fifth Asia-Pacific Conf. on Communications and Fourth Optoelectronics and Communications, vol. 2, Oct. 1999, pp. 904–907.
[11] S. W. Lee and I. C. Park, A low-power variable length decoder for mpeg-2 based on successive decoding of short codewords, IEEE Trans. Circuits and Systems 50 (2003), 73–82.
[12] S. M. LEI and M. T. SUN, An entropy coding system for digital hdtv applications, IEEE Trans. Circuits and Systems for Video Technology 1 (1991), 147–155.
[13] A. Mukherjee, N. Ranganathan, and M. Bassiouni, Efficient vlsi designs for data transformations of tree-based codes, IEEE Trans. Circuits System 38 (1991), 306–314.
[14] Y. Ooi, A. Taniguchi, and S. Demura, A 162 mbit/s variable length decoding circuit using an adaptive tree search technique, Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 107–110.
[15] M. Pedram, Power minimization in ic design: Principles and applications, ACM Trans. on Design Automation of Electronc Systems 1 (1996), 3–56.
[16] S. J. Ruan, R. J. Shang, F. Lai, S. J. Chen., and X. J. Huang, A bipartition-codec architecture to reduce power in pipelined circuits, Proc. IEEE/ACM Int. Conf. Computer-Aided Design, vol. 20, Nov. 1999, pp. 84–89.
[17] S. J. Ruan, R. J. Shang, F. Lai, S. J. Chen., and X. J. Huang, A bipartition-codec architecture to reduce power in pipelined circuits, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 20 (2001), no. 2, 343–348.
[18] S. J. Ruan, K. L. Tsai, E. Naroska, and F. Lai, Bipartitioning and encoding in low power pipelined circuits, ACM Trans. on Design Automation of Electronic Systems 10 (2005), no. 1, 24–32.
