Basic Search / Detailed Display

Author: 謝哲豪
Che-Hao Hsieh
Thesis Title: 用於快閃記憶體儲存系統的冷熱資料辨識方法
Hot/Cold Data Identification Scheme for Flash-Memory Storage Systems
Advisor: 謝仁偉
Jen-Wei Hsieh
Committee: 吳晉賢
Chin-Hsien Wu
陳雅淑
Ya-Shu Chen
修丕承
Pi-Cheng Hsiu
Degree: 碩士
Master
Department: 電資學院 - 資訊工程系
Department of Computer Science and Information Engineering
Thesis Publication Year: 2016
Graduation Academic Year: 104
Language: 中文
Pages: 46
Keywords (in Chinese): 快閃記憶體冷熱資料辨識儲存策略快取取代策略
Keywords (in other languages): NAND flash memory, hot/cold identify, storage management, cache replacement policy
Reference times: Clicks: 257Downloads: 1
Share:
School Collection Retrieve National Library Collection Retrieve Error Report
  • 近年來,NAND型快閃記憶體由於非揮發性、防震及低功耗的特性,廣泛地應用在嵌入式裝置、攜帶式裝置及高性能的儲存產品。但NAND型快閃記憶體的壽命一值是大家所關注的議題,尤其是NAND閃存的特點,在寫入前擦除。在垃圾收集時,如果被挑到要抹除的區塊裡面有有效頁面時,必須先將有效頁面搬移至空的區塊才可以進行抹除。在本文中,我們試圖在兩個部份提高NAND型快閃記憶體的壽命。首先,我們透過冷熱辨識減少有效頁面的搬移數量,第二,我們提高了在快取中的命中率。實驗結果表示我們的方法在FAT32的資料串流下快取命中率提升了7.18倍,而有效頁面搬移量減少了4.56倍。


    In recent years, flash memory has been widely used in embedded systems, portable devices, and high-performance storage products due to its non-volatility, shock resistance, low power consumption, and high performance natures. Lifetime of NAND flash memory is a concern issue. Especially the characteristic of NAND flash memory, erase before write. In the garbage collection, copy the valid page to free block if any valid page in victim block. In this paper, we try to enhance lifetime of NAND flash memory in two parts. First, we reduce the number of valid page copied by hot/cold identify. Second, We improve the hit ratio in cache. The experiment results show that the hit ratio can be improved by 718%, and the number of valid page copied can be reduce by 456% in FAT32 with our proposed management scheme.

    1 緒論 2相關研究背景與動機 2.1固態硬碟 2.2動機與相關技術 3資料區域辨識的設計 3.1資料區域 3.2 熱資料樹與頁面映射表 3.3垃圾收集列表 3.4冷資料收集 4 效能評估 4.1 實驗環境的設定 4.2 快取命中率分析 4.3 熱資料樹中涵蓋區塊大小對頁面搬移的影響 4.4 比較抹除次數 4.5 比較有效頁面搬移數量 4.6 冷界限值對搬移有效頁面的影響 4.7 無效頁面分佈比例 4.8 系統反應時間的改良 4.9 系統反應時間 5 結論

    [1] Flash-memory Translation Layer for NAND flash (NFTL). M-Systems, 1998.
    [2] Yu-Ming Chang ; Che-Wei Tsao ; Po-Chun Huang ; Yuan-Hao Chang and Tei-Wei Kuo. Garbage collection and wear leveling for flash memory Past and future. Pages
    66 – 73, 3-5 Nov. 2014.
    [3] http://en.community.dell.com/techcenter/b/techcenter/archive/2014/12?PostSortBy=MostRecent&pi25218=3
    [4] 4AA4-8675ENW-HP Workstations White paper-Overview of Intel Smart Response Technology (SRT)
    [5] ExpressCache™ from Condusiv™ Technologies Corporation User's Manual Version 1.2.1
    [6] Technology Brief - Intel® Smart Response Technology 2014
    [7] ti-intel-rapid-start-performance-technology-eng
    [8] S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, and J. Lee, “CFLRU: a Replacement Algorithm for Flash Memory,” in Proc. ACM CASES, 2006.
    [9] B. Debnath, S. Subramanya, D. Du, and D. J. Lilja, “Large Block CLOCK (LB-CLOCK): A write caching algorithm for solid state disks,” in Proc. IEEE MASCOTS, 2009.
    [10] J.-W. Hsieh, T.-W. Kuo, and L.-P. Chang, “Efficient identifi- cation of hot data for flash memory storage systems,” Trans. Storage, vol. 2, pp. 22–40, February 2006.
    [11] CHANG, L. P. AND KUO, T. W. 2002a. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (Sept.). 187–196.
    [12] https://en.wikipedia.org/wiki/Write_amplification
    [13] “Intel md516 NAND flash memory js29f16g08aamc1,”2007
    [14] http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2009/20090813_ThursPlenary_Tabrizi.pdf
    [15] J.-W. Hsieh, H.-Y. Lin, and D.-L. Yang, “Multi-channel architecture-based for reliable and high-performance ssd,”IEEE Trans. Comput., vol. 63, no. 12, pp. 3079-3091, Dec. 2014.

    無法下載圖示 Full text public date 2021/02/03 (Intranet public)
    Full text public date 2026/02/03 (Internet public)
    Full text public date 2026/02/03 (National library)
    QR CODE