簡易檢索 / 詳目顯示

研究生: 呂志祥
ZHI-XIANG LU
論文名稱: A Novel Pseudo SLC for Dual-Mode Flash Memory
A Novel Pseudo SLC for Dual-Mode Flash Memory
指導教授: 謝仁偉
Jen-Wei Hsieh
口試委員: 張原豪
Yuan-Hao Chang
陳雅淑
Ya-Shu Chen
吳晉賢
Chin-Hsien Wu
學位類別: 碩士
Master
系所名稱: 電資學院 - 資訊工程系
Department of Computer Science and Information Engineering
論文出版年: 2020
畢業學年度: 109
語文別: 中文
論文頁數: 50
中文關鍵詞: 快閃記憶體固態硬碟快閃記憶體轉換層寫入放大
外文關鍵詞: flash memory, SSD, Flash Translation Layer, write amplification, pseudo SLC
相關次數: 點閱:190下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

為了增加MLC flash memory的整體效能,會把SSD 中一部分的MLC block 轉換成pseudo SLC block,能讓這些block 能夠有一般SLC block的效能,因為此時只有兩個threshold voltage status,所以寫入速度會比有四個threshold voltage status 的MLC block 快上許多。然而pseudo SLC block藉由捨去一半的空間來加速,卻會導致整體write amplification上升。為了解決這個問題,我們更改flash 的encoding scheme 來讓pseudoSLC block可以不用捨棄一半的資料且依然能保有其高效能的寫入速度,同時我們提出兩種模型,分別能夠改善average write response time 和write amplification,可以依照使用者的偏好來決定使用哪種模型,增加使用上的彈性。經由我們的實驗可顯示出在average write response time 方面,我們的方法最大可改善14%;在erase count 方面,最大可改善59%;而在write amplification 方面,我們的方法最大可改善12%。


In order to increase the overall performance of MLC flash memory, some MLC blocks in the SSD will be converted into pseudo SLC blocks. Therefore, these blocks can have the performance of normal SLC blocks. Because there are only two threshold voltage status at this time, the writing speed will be much faster than the MLC block with four threshold voltage status. However, the pseudo SLC block is accelerated by cutting down half of the space. Thus, it will cause the overall write amplification to increase. In order to solve this problem, we changed the encoding scheme of the flash memory so that the pseudo SLC block does not need to discard half of the data and still keeps high-performance writing speed. We propose two models that improve the average write response time or write amplification. User can decide which model to use according to their preference. According to our experiments, it can be shown that in average write response time, our method can improve up to 14%; in erase count, our method can improve up to 59%; and in write amplification, our method can improve up to 12%.

1 Introduction 2 Background 2.1 Characteristics of Flash Memory 2.2 ISPP 2.3 FTL 2.4 Motivation 3 Fast and Reused Program Method 3.1 Overview 3.2 Encoding Scheme 3.3 Hot/cold Identifier 3.4 Block Allocation 3.4.1 Dual Pseudo SLC-H strategy 3.4.2 Pseudo SLC-H Strategy 3.4.3 Algorithm of Write Request 3.5 Garbage Collection 3.6 Examples of Write Request 4 Evaluation 4.1 Experimental Setup 4.2 Trace Characteristic 4.3 Experimental Result 4.3.1 Average Write Response Time 4.3.2 Block Erase Count 4.3.3 Write Amplification 4.3.4 Hot/Cold Identifier Effective 5 Conclusion

[1] Kirock Kwon, Dong Hyun Kang, and Young Ik Eom. An advanced
SLC-buffering for TLC NAND flash-based storage. IEEE Transactions
on Consumer Electronics, 63(4):459–466, 2017.
[2] Sreeram Krishnamachari and Karthikeyan Ramamurthi. Flash memory
with coarse/fine gate step programming. In US7057934B2, 2004.
[3] Rino Micheloni, Luca Crippa, and Alessia Marelli. MLC storage. In
Inside NAND Flash Memories, 2010.
[4] Slc | mlc | tlc |ultra mlc. http://www.advantechusa.com/ssd/whitepaper/selectingthe-
right-nand-flash-slc-umlc-tlc.pdf.
[5] Yukiya Sakaki, Tomoaki Yamada, Chihiro Matsui, Yusuke Yamaga, and
Ken Takeuchi. 23% Higher Performance 2D MLC/3D TLC NAND Flash
Hybrid Solid-State Drive. International Conference on Solid State Devices
and Materials, 2017.
[6] Neal R. Mielke, Robert E. Frickey, Ivan Kalastirsky, Minyan Quan,
Dmitry Ustinov, and Venkatesh J. Vasudevan. Reliability of Solid-
State Drives Based on NAND Flash Memory. Proceedings of the IEEE,
105(9):1725–1750, 2017.
[7] Shuai Li, Wei Tong, Jingning Liu, Bing Wu, and Yazhi Feng. Accelerating
garbage collection for 3D MLC flash memory with SLC blocks.
ICCAD, 2019.
[8] Chun-yi Liu, Jagadish Kotra, Myoungsoo Jung, and Mahmut Kandemir.PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High
Density SSDs. Fast, page 67––82, 2018.PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High
Density SSDs. Fast, page 67––82, 2018.
[9] Ssd sed2fiv series. http://www.acpigroup.com/EN/productscontent/
node/1470733321000.
[10] An overview of pseudo slc nand. https://www.cactus-tech.com/wpcontent/
uploads/2019/03/An-Overview-of-Pseudo-SLC-NAND.pdf.
[11] Ki-Tae Park, Myounggon Kang, Doogon Kim, Soon-Wook Hwang,
Byung Yong Choi, Yeong-Taek Lee, Changhyun Kim, and Kinam Kim.
A Zeroing Cell-to-Cell Interference Page Architecture With Temporary
LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash
Memories. Proceedings of the International Conference on Dependable
Systems and Networks, 43:919–928, 2008.
[12] 2210 qlc ssd with nvme™. https://www.micron.com/products/ssd/productlines/
2210.
[13] Zoom family: Sm2240. https://reurl.cc/Oqk6bv.
[14] Samsung unveils its third fusion semiconductor - flex-onenand™.
https://www.samsung.com/semiconductor/newsroom/newsevents/
samsung-unveils-its-third-fusion-semiconductor-flex-onenand/.
[15] Chien-Chung Ho, Yu-Ming Chang, Yuan-Hao Chang, and Tei-Wei Kuo.
An SLC-Like Programming Scheme for MLC Flash Memory. ACM
Trans. Storage Article, 14(11):1–26, 2018.
[16] Wei Wang, Wen Pan, Tao Xie, and Deng Zhou. How Many MLCs Should
Impersonate SLCs to Optimize SSD Performance? Proceedings of the
Second International Symposium on Memory Systems - MEMSYS ’16,
pages 238–247, 2016.
[17] Kernelnewbies: Ext4. https://kernelnewbies.org/Ext4.
[18] Wikipedia file allocation table. https://en.wikipedia.org/wiki/FAT.
[19] Bruce McNutt Ken Bates. Umass trace repository.
http://traces.cs.umass.edu/index.php/Storage/Storage.
[20] Wikipedia new technology file system.
https://zh.wikipedia.org/wiki/NTFS.

無法下載圖示 全文公開日期 2025/12/03 (校內網路)
全文公開日期 本全文未授權公開 (校外網路)
全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
QR CODE