簡易檢索 / 詳目顯示

回結果列表
研究生： 方堰
Yen - Fang
論文名稱： 新型寬調變電壓範圍環形震盪器架構設計
Novel Architecture of Ring Oscillator with Wider Tuning Voltage Range Design
指導教授： 林銘波
Ming Bo Lin
口試委員: 詹景裕
Jing Yu Zhan
陳郁堂
Yu Tang Chen
呂紹偉
Shao Wei Leu
楊兆華
Zhao Hua Yang
學位類別： 碩士
Master
系所名稱： 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年： 2011
畢業學年度： 99
語文別： 英文
論文頁數： 74
中文關鍵詞： 環形震盪器 、電壓控制震盪器 、鎖相迴路 、寬調變範圍
外文關鍵詞： Ring Oscillator, VCO, PLL, wide tuning range
相關次數： 點閱：274  下載：8 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  •  上一筆

    • 本篇論文呈現寬調變電壓範圍四階差動輸入雙路徑環形壓控震盪器之分析，設計與模擬。本文提出之電壓控制震盪器以TSMC 0.18-μm製程設計及模擬，供應電壓為1.8V。本架構設計震盪頻率可高達 4 GHz，並且控制電壓範圍可達全擺幅 0 V至 1.8 V，同時獲得低頻率電壓比 (Kvco)， 0.22 GHz/V及 0.94 GHz/V。與其它論文環形壓控震盪器相比較之下有寬調變電壓範圍以及小晶片面積之優點。本篇論文設計之環形壓控震盪器可用於高頻電路應用以及寬調變電壓需求之電路應用。

    This thesis presents the analysis, design and simulation of two wide tuning voltage range ring oscillators. The proposed VCOs are designed and simulated in TSMC 0.18-m CMOS process technology under 1.8 V power supply. The VCOs architectures this thesis proposed are targeted to operate at 4 GHz with a tuning voltage range from 0 V to 1.8 V. They have lower frequency-to-voltage ratios (Kvco), 0.22 GHz/V and 0.94 GHz/V, respectively. Comparing to other voltage controlled oscillators, this study demonstrates the advantages of wide voltage tuning range and small chip area. The voltage controlled oscillators are designed for applications needing the high operation frequency and wide voltage controlled requirements.

    Contents 摘要……………………………………………………………………………………I Abstract…………………………………………………………………………II 誌謝……………………………………………………………………………III Contents…………………………………………………………………………IV List of figures……………………………………………………………………VI List of tables…………………………………………………………………VIII Chapter 1. Introduction…………………………………………………………1 1.1 Motivation………………………………………………………………1 1.2 Objective…………………………………………………………………1 1.3 Thesis Organization………………………………………………………2 Chapter 2. Overview of Phase-Locked Loop……………………………………3 2.1 Introduction……..…………………………………………………………3 2.2 Operation Principle of PLL……………………………………………3 2.3 Basic Functional Block of PLL…………………………………………4 2.3.1 Phase-Frequency Detector…………………………………………4 2.3.2 Charge Pump………………………………………………………6 2.3.3 Low Pass Filter……………………………………………………7 2.3.4 Voltage Controlled Oscillator………………………………………9 2.3.5 Divider……………………………………………………………10 2.4 System Noise of PLL………………………………………………12 Chapter 3. Overview of Voltage Controlled Oscillators………………………16 3.1 Classification of Oscillators……………………………………………16 3.1.1 Relaxation Oscillators……………………………………………17 3.1.2 LC-tank Oscillators………………………………………………17 3.1.3 Ring Oscillators…………………………………………………20 Chapter 4. Overview of Ring Oscillators……………………………………21 4.1 Prior Papers Review and Circuits Analysis………………………………21 4.1.1 High Frequency of Ring Oscillators……………………………21 4.1.2 Low Phase Noise of Ring Oscillators……………………………23 4.1.3 Wide Tuning Range of Ring Oscillators…………………………26 4.2 Circuits Simulation………………………………………………………27 4.2.1 Simulation Result of High Frequency Ring Oscillator…………28 4.2.2 Simulation Result of Low Phase Noise Ring Oscillator…………30 4.2.3 Simulation Result of Wide Tuning Range Ring Oscillator………36 4.3 Conclusion…………………………………………………………………37 Chapter 5. Wider Tuning Voltage Range Ring Oscillators Design……………38 5.1 Prior Papers Review……………………………………………………38 5.2 Wide Tuning Voltage Range Ring Oscillators Analysis…………………42 5.3 Circuits Simulation……………………………………………………47 5.3.1 Simulation Result of Installing PMOS Cross-couple Pairs in Circuit VCO_i…………………………………………………………47 5.3.2 Simulation Result of Removing Saturation Interval……………51 5.4 Comparison……………………………………………………………58 Chapter 6. Conclusion…………………………………………………………60 References………………………………………………………………………61

    [1] William Shing Tak Yan and Howard Cam Luong,“A 900-MHz CMOS
    Low-Phase-Noise Voltage-Controlled Ring Oscillator,” IEEE Circuits and
    Systems—II: Analog and Digital Signal Processing, vol.48, No.2, Feb. 2001.
    [2] Yalcin Alper Eken and Jogn P. Uyemura, “A 5.9-GHz Voltage-Controlled Ring
    Oscillator in 0.18-m CMOS,” IEEE Journal of Solid-State Circuits, vol.39,
    no.1, Jan. 2004.
    [3] Tianwang Li, Bo Ye and Jinguang Jiang, “0.5 V 1.3 GHz voltage controlled ring
    oscillator,” ASIC, 2009. ASICON ’09. IEEE 8th International Conference,
    pp.1181-1184, 2009.
    [4] B.Razavi, “A study of phase noise in CMOS oscillators,” IEEE Journal of
    Solid-State Circuits, vol. 31, pp.331-343, Mar.1996.
    [5] Siripruchyanum, M. and Wardkein, P., “Low-voltage high-speed PWM signal
    generations based on relaxation oscillator,” Asia-Pacific Conference, vol.2,
    pp.371-374, 28-31 Oct.2002.
    [6] 彭子軒，”低抖動高線性電壓控制震盪器”，國立中山大學電機工程學系碩
    士論文，中華民國九十三年六月。
    [7] Alexander, Sadiku, Fundamentals of Electric Circuits, McGraw-Hill, 2007.
    [8] Seung Wan Chai, Jaemo Yang, Bon-Hyun Ku, Songcheol Hong, “Millimeter
    wave CMOS VCO with a high impedance LC tank,” Radio Frequency Integrated
    Circuit Symposium, pp 545-548, 2010.
    [9] Chan-Hong Park, and Beomsup Kim, “A Low-Noise, 900-MHz VCO in 0.6- m
    CMOS,” IEEE Journal of Solid-State Circuits, vol. 34, no. 5, May 1999.
    [10] Seog-Jun Lee, Beomsup Kim, and Kwyro Lee, “A Fully Integrated Low-Noise
    1-GHz Frequency Synthesizer Design for Mobile Communication Application,
    IEEE Journal of Solid-State Circuits, vol. 32, no. 5, May 1997.
    [11] Dong-Youl Jeong, Sang-Hoon Chai, Won-Chul Song, Gyu-Hyeong Cho, “CMOS
    Current-Controlled Oscillators Using Multiple-Feedback-Loop Ring
    Architectures,” Solid-State Circuits Conference, 1997. Digest of Technical
    Papers. 43rd ISSCC., 1997 IEEE International.
    [12] Vamos, A., “Quadrature-Phase Topology of a High Frequency Ring Oscillator,”
    Design and Diagnostics OF Electronic Circuits and Systems, 2007.
    [13] Howard C. Yang, Lance K. Lee, and Ramon S. Co, “A Low Jitter 0.3–165 MHz
    CMOS PLL Frequency Synthesizer for 3 V/5 V Operation,” IEEE Journal of
    Solid-State Circuits, vol. 32, no. 4, Apr. 1997.
    [14] Dhruva Ghai, Saraju P. Mohanty, and Elias Kougianos, “Design of Parasitic and
    Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study,” IEEE
    Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 9,
    Sep. 2009.
    [15] Boulghassoul, Y., Massengill, L.W., Sternberg, A.L., Bhuva, B.L., “Effects of
    Technology Scaling on the SET Sensitivityof RF CMOS Voltage-Controlled
    Oscillators,” IEEE Transactions on Nuclear Science, vol. 52, no. 6, Dec. 2005
    [16] Changzhi Li, Jenshan Lin, “A 1-9GHz Linear-Wide-Tuning-Range Quadrature
    Ring Oscillator in 130nm CMOS for Non-Contact Vital Sign RadarApplication,”
    Microwave and Wireless Components Letters, vol. 20, pp 34-36, 2010.
    [17] John A. Mcneill, David S. Ricketts, The Designer’s Guide to Jitter in Ring
    Oscillator, Springer, 2009.
    [18] B. Razavi, Design of Analog CMOS Integrated Circuit, McGraw-Hill,2001.
    [19] P.E. Allen, D.R. Holberg, CMOS Analog Circuit Design, Oxford, 2002.
    [20] B. Razavi, RF Microelectronics, Prentice Hall, 1997.
    [21] Maneatis, J.G, “Low-jitter process-independent DLL and PLL based on
    self-biased techniques,” IEEE Journal of Solid-State Circuits, vol. 31, pp 1723-1732, 1996
    [22] 鄭國偉，”使用0.18μm CMOS 實現多頻帶之電壓控制環形振盪器”， 國
    立交通大學碩士論文，民國九十四年十月。
    [23] Rong Ji Yang “PLL circuit design,” class notes, Department of Electronic Engineering, National Taiwan University of Science and Technology, Fall 2009.

    QR CODE