簡易檢索 / 詳目顯示

研究生: 曹爾習
Er-Hsi Tsao
論文名稱: 多核心嵌入式系統的效能與功耗之研究
A Study of Performance and Power Consumption on Multicore Embedded Systems
指導教授: 林昌鴻
Chang-Hong Lin
口試委員: 王煥宗
Huan-Chun Wang
林其誼
Chi-Yi Lin
學位類別: 碩士
Master
系所名稱: 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年: 2018
畢業學年度: 106
語文別: 中文
論文頁數: 48
中文關鍵詞: 多核心處理器NEONJTAGCortex-A
外文關鍵詞: Multicore, NEON, JTAG, Cortex-A
相關次數: 點閱:190下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著搭載ARM based的嵌入式系統裝置的應用,逐漸普及於我們的日常生活之中,視訊及多媒體的應用也成為嵌入式裝置不可或缺的規格,如影音串流、監控、工業自動化應用、車用系統..等,但由於嵌入式系統多要求裝置盡量小面積、輕巧、省電,以及多效能、少功耗的矛盾課題。本文即探討以搭載ARM技術的多核心處理器的嵌入式系統,在處理系統各種複雜的應用時如何來發揮系統的最佳效能和功耗。
    由於ARM 處理器本身的算術邏輯單元ALU、暫存器等主要是為了32bit或64bit的運算來設計,在處理8 bit與16 bit的多媒體影像的像素資料及其顏色深度等的應用上,還是要搭配其所新增的NEON架構,使系統處理器不至於花費大量的時間在處理多媒體的資料,也使得裝置容易在效能與功耗之間取得平衡,達到整個嵌入式系統的多效能與少功耗的主要訴求。
    因此在本實作中使用了ARM Cortex-A9雙核心處理器的嵌入式系統,也各自搭配了NEON的架構。測試平台的裝置運行的作業系統為Android 4.4 Kitkat 版本。實驗過程中利用JTAG 的除錯介面來控制嵌入式系統處理器核心的運作與否,以及適時地提供整體的效能與功耗分析。經由理論值、實作與驗證結果,可知在雙核心處理器與雙 NEON 功能啟動時,不論是在各個Benchmark的比較或是播放MPEG4、VP8及H.264等高解像度畫質的影片,都只有比單核心處理器多消耗約50% 的功率,但能提升約30% ~ 80% 以上的效能。多核心處理器的架構是可以明顯的彌補單核心處理器在處理複雜的應用時,僅多消耗少量的功耗,但可以發揮系統更佳的效能。


    As the application of ARM based embedded system has become more common in our daily life, video and multimedia applications have also become necessary requirements for embedded systems, such as video streaming, surveillance, automobile systems, etc. Besides, embedded systems often require small form factor, light weight, low power, and multi-function features that are sometimes conflicting in nature.
    This thesis discusses how ARM based embedded system can utilize the multi-core architecture, with the new NEON SIMD technology to maximize embedded system’s function and performance, as to improve the multimedia user’s visual experience. However, ARM CPU’s arithmetic logic unit (ALU) and register are mainly designed for 32 bit or 64 bit algorithm. If not used in conjunction with NEON architecture, the CPU will expend a lot of time on processing 8 bit and 16 bit multimedia’s video pixel data and respective color depth application, which will cause the device unable to achieve balance between performance and power consumption, and thus have adverse effect on the entire embedded system’s objective of multi-function and low power consumption.
    In this test experiment, the embedded system is based on ARM Dual Cortex-A9 CPU with NEON , and the OS is Android 4.4 Kitkat. The JTAG debugging interface is used to control the operation of multi-core on and off. As the testing results of the implementation and verification, we can see that when the dual-core is on, whatever the benchmark test scores or playing high resolution videos, the system only consume about 50% of power, but can enhance more performance of about 30% to 80%. The multi-core architecture can significantly make up for the single core CPU in the processing of complex applications, and increase the embedded system functions more efficiency.

    論文摘要 I Abstract II 誌 謝 III 目錄 IV 圖目錄 VI 表目錄 VIII 第一章 緒論 1 1.1 研究動機 2 1.2 研究方向與目的 2 1.3 研究方法 3 1.4 論文架構 4 第二章 相關背景知識 6 2.1 SOC - System on Chip 6 2.2 Embedded system 7 2.3 ARM Processors and Architecture 8 2.4 AMBA - Advanced Microcontroller Bus Architecture 10 2.5 Benchmarks 10 2.6 Google ADB – Android Debug Bridge 12 第三章 系統架構與實作 13 3.1 硬體架構 13 3.2 軟體架構 18 3.3 JTAG 22 第四章 系統測試結果與實證分析 26 4.1 實驗設備 26 4.2 系統效能測試與分析 27 4.3 系統功耗測試與分析 34 第五章 結論與未來展望 36 5.1 結論 36 5.2 未來展望 36 參考文獻 37

    [1] ARM Tech Forum 2016 – Taiwan, Shaping the connected world.
    [2] ARM Tech Forum 2017 – Taiwan, Architect the possible.
    [3] ARM university program, Cambridge, UK.
    [4] Imagination technologies, Asia Summits 2015.
    [5] ARM Website https://www.arm.com/ Architecting a smarter world.
    [6] AHB Example AMBA System Technical Reference Manual, ARM DDI0170A.
    [7] Antutu benchmark tool commonly, Honk Kong.
    [8] Dhrystone Benchmarking for ARM Cortex Processors Application Note 273, ARM Limited.
    [9] UG007-A.0 E1K Socket Board Hardware User Guide, S3 Graphics.
    [10] ARMv7 Architecture Reference Manual, ARM DDI 0403E.
    [11] The ARM Cortex-A9 Processors, ARM white paper.
    [12] 全華圖書公司,ARM System Developers Guide,ARM 系統開發者指南,沈建華編譯,Andrew N. Sloss, Dominic Symes, Chris Wright 原著。
    [13] ANSI/IEEE Std 1149.1-2001, “IEEE Standard Test Access Port and Boundary-Scan Architecture”。
    [14] 文為弘,ARM Cortex-A8 NEON 架構研究與實作,碩士論文,國立台灣科技大學,台北,2011。
    [15] 陳彥廷,在多核心嵌入式平台使用平行處理加速H.264視訊解碼,國立交通大學,碩士論文,2013。
    [16] ARM Cortex-A Series Programmers Guide for ARMv8-A, ARM DEN0024A.

    無法下載圖示 全文公開日期 2023/08/17 (校內網路)
    全文公開日期 2030/08/17 (校外網路)
    全文公開日期 2030/08/17 (國家圖書館:臺灣博碩士論文系統)
    QR CODE