注入鎖定除頻器與八相位壓控振盪器之設計｜國立臺灣科技大學博碩士論文系統

簡易檢索 / 詳目顯示

回結果列表

研究生：	蘇陳銘祥 Ming-Hsiang Suchen
論文名稱：	注入鎖定除頻器與八相位壓控振盪器之設計 Design of Injection-Locked Frequency Divider and Eght-Phase Voltage-Controlled-Oscillator
指導教授：	張勝良 Sheng-Lyang Jang
口試委員:	徐敬文 Ching-Wen Hsue 黃進芳 Jhin-Fang Huang 莊昀學 Yun-Hsueh Chuang 鄧恆發 Heng-Fa Teng
學位類別：	碩士 Master
系所名稱：	電資學院 - 電子工程系 Department of Electronic and Computer Engineering
論文出版年：	2008
畢業學年度：	96
語文別：	英文
論文頁數：	100
中文關鍵詞：	除頻器、壓控振盪器、變壓器、八相位
外文關鍵詞：	drivider, 3D transformer, eight phase
相關次數：	點閱：133 下載：1
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

本論文題材專注於壓控振盪器和注入鎖定除頻器。第一部份討論以可變電容與偏壓的組合方式，來改善LC壓控振盪器的可調變頻率曲線的非線性缺點，然後再描述注入鎖定除頻器的原理。
第二部份提出互補式考畢子注入鎖定除頻器，使用3-D螺旋變壓器設計，此電路針對使用3-D電感來縮減晶片面積，而除二注入鎖定除頻器，則是利用nMOS連接到壓控振盪器的差動輸出端，達到除頻效果。在電源1.8V量測到頻率可調範圍從4.23GHz到4.8GHz，注入功率大小為0dBm，Vtune=0.9V和VDD=1.5V時鎖定範圍高達2.4GHz(26.9%)，從7.7GHz到10.1GHz，功率消耗3.9mW，晶片面積為0.548 x 0.656 mm2.
第三部份提出低雜訊八相位壓控振盪器，此低雜訊壓控振盪器，皆採用台積電所提供之零點一八微米互補式金氧半製程所製造，此電路透過兩組nMOS耦合四相位壓控振盪器，鎖定壓控振盪器的二倍頻率，達到八相位的效果。振盪器工作在5.1 GHz到5.5 GHz，7.6%的可調範圍，輸出之相位雜訊在距離5.1GHz載波頻率1MHz處所量測之結果可達-115.4dBc/Hz，在VDD=1時功率消耗7.43mW。

This thesis is devoted to the subject of CMOS voltage controlled oscillators (VCO) and Injection-locked frequency divider (ILFD).
The first part proposes the method to improve the nonlinear drawbacks of conventional LC-Voltage-controlled oscillators by a new varactor structure, and then describes basic theories of injection-locked frequency divider
The second part proposes complementary Colpitts injection-locked frequency divider (ILFD) employing a 3-dimensional (3-D) helical transformer. The aim of using the 3-D transformer is to reduce chip size. The divide-by-2 LC-tank ILFD is implemented by adding an injection nMOS between the differential outputs of the VCO. The measurement results show that at the supply voltage of 1.8 V, the divider free-running frequency is tunable from 4.24 GHz to 4.8 GHz. At the incident power of 0 dBm, vtune = 0.9 V, and VDD = 1.5 V, the locking range is about 2.4 GHz (26.9%), from the incident frequency 7.7 GHz to 10.1 GHz. The core power consumption is 3.9 mW. The die area is 0.548 x 0.656 mm2.
The third part presents an eight-phase low phase noise CMOS voltage-controlled oscillator (VCO). The low noise CMOS VCO has been implemented with the TSMC 0.18 μm 1P6M CMOS technology and adopts two quadrature cross-coupled nMOS-core VCOs injection-locked through the second-harmonic. The VCO operates from 5.1 GHz to 5.5 GHz with 7.6 % tuning range. The measured phase noise at 1-MHz offset from 5.1 GHz is about -115.4dBc/Hz. The power consumption of the VCO core is 7.43 mW at the supply voltage of 1V.

中文摘要	I
ABSTRACT	II
誌謝	III
CONTENTS	IV
LIST OF FIGURES	VI
LIST OF TABLES	IX
CHAPTER 1  INTRODUCTION	1
1 BACKGROUND	1
2 THESIS ORGANIZATION	4
CHAPTER 2  ANALYSIS OF OSCILLATORS	5
1 THE OSCILLATOR THEORY	5
1.1 Negative Resistance (NR)	6
1.2 Positive Feedback (PFB)	8
2 ALL TYPES OF OSCILLATORS	10
2.1 Ring Oscillator	11
2.2 LC-Tank Oscillator	14
3 VOLTAGE-CONTROLLED OSCILLATOR	17
4 THE PARAMETERS OF VCOS	18
4.1 Center Frequency	18
4.2 Tuning Range	19
4.3 Tuning Linearity	20
4.4 Output Amplitude	20
4.5 Power Dissipation	21
4.6 Supply and Common-Mode Rejection	21
4.7 Output Signal Purity	21
5 PHASE NOISE	22
5.1 Definition of Phase Noise	22
5.2 Existing Models of Phase Noise	24
5.2.1 Time-invariant phase noise model	24
5.3 Noise Sources	27
5.3.1 Thermal noise	27
5.3.2 Flicker noise	30
5.4 Phase Noise in Wireless Communication	31
5.5 Previous Models of Phase Noise	34
6 ON-CHIP INDUCTOR RESEARCH	35
6.1 Inductor Categories	35
6.2 Loss Mechanisms of Inductor	37
6.2.1 Metal Loss	37
6.2.2 Substrate Loss	38
6.2.3 Definitions of Inductor Parameters	39
7 VARACTOR	40
7.1 P-N Junction Varactor	40
7.2 MOS Varactor	41
7.2.1 Accumulation-mode MOS varactor	43
7.2.2 Inversion-mode MOS varactor	44
CHAPTER 3  THEORY OF ILFD	46
1 INTRODUCTION	46
2 CLASSIFICATION OF ANALOG FREQUENCY DIVIDERS	47
3 BASIC CONCEPT FOR ILFD	48
3.1 Injection Locking	48
3.2 Model of ILFD	50
3.2.1 General Case	50
3.2.2 Special Case	51
3.3 Noise in ILOs	53
4 CLASSIFICATION OF ILFDS	55
5 BASIC TOPOLOGY OF DIVIDE-BY-2 ILFD	57
CHAPTER 4  ILFD IMPLEMENTED WITH A 3-D TRANSFORMER	59
1 INTRODUCTION	59
2 CIRCUIT DESIGN	60
3 MEASUREMENT RESULTS	66
CHAPTER 5  AN EIGHT-PHASE VCO	71
1 INTRODUCTION	71
2 QUADRATURE VCO CIRCUIT DESIGN	72
3 EIGHT-PHASE VCO CIRCUIT DESIGN	74
4 MEASUREMENT RESULTS	78
CHAPTER 6  CONCLUSION	82
REFERENCES	84

                                

[1] X.Li and M.Ismail, Multi-Standard CMOS Wireless Receivers: Analysis and Design, Kluwer Academic Publishers, 2002.
[2] B. Razavi, RF Microelectronics. Englewood Cliffs, NJ:Prentice Hall, 1998.
[3] Adem Aktas, Mohammed Ismail, “CMOS PLLs and VCOs for 4G Wireless”.
[4] B. Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2001.
[5] N. M. Nguyen, and R. G. Meyer, “Start-up and frequency stability in high-frequency oscillators,” IEEE Journal of Solid-State Circuits, vol. 27, pp. 810-820, May 1992.
[6] S. Smith, Microelectronic Circuit 4th edition, Oxford University Press 1998.
[7] T. H. Lee, The design of CMOS radio frequency integrated circuits, Cambridge University Press 1998
[8] J. Craninckx, and M. S. J. Steyaert, “A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
[9] C. P. Yue, and S. S. Wong, “Design strategy of on-chip inductors for highly integrated RF systems,” Design Automation Conference, pp. 982-987, 21-25 June 1999.
[10] Adler R., “A study of locking phenomena in oscillators”, Proc. I.R.E. Waves Electrons, 1946, pp. 351–357.
[11] Kurokawa K., “Injection locking of microwave solid-state oscillators”, Proc. IEEE, 1973, 61, (10), pp. 1386–1410.
[12] X. Wang and N.J. Gomes, “Locking bandwidth equations for electrically and optically injection-locked oscillators”, IEE Proc.-Optoelectron., Vol. 151, No. 6, December 2004.
[13] M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170 – 1174, July 2004.
[14] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 813–821, June 1999.
[15] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, J.-F. Lee and M.-H. Juang, “A wide locking range and low voltage CMOS direct injection-locked frequency divider,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 299-301, May 2006.
[16] S.-L. Jang, S.-H. Lee, and Y.-R. Wu, “A CMOS LC-tank frequency divider with 3D helical inductors,” Microwave and Optical Technology Lett. vol. 49, no. 6, pp. 1477-1480, June 2007.
[17] J. R. Long, “Monolithic transformers for silicon RF IC design,” IEEE J. Solid-State Circuits, vol.35, no.9, pp.1368-1382, Sep. 2000.
[18] A. Zolfaghari, A. Chan, and B. Razavi, “Stacked inductors and transformers in CMOS technology,” IEEE J. Solid-State Circuits vol.36. no. 4, pp.620-628, Apr. 2001.
[19] W.-Z. Chen and K.-C. Hsu, “Miniaturized 3-dimensional transformer design," in Proc. IEEE Custom Integrated Circuit Conf., Sep. 2005, pp. 285-288.
[20] W.-Z. Chen and W.-H. Chen, “Symmetric 3D passive components for RF ICs application,” in Proc. IEEE RFIC Symp., June 2003, pp. 599–602.
[21] C.-Y. Cha and S.-G. Lee “A complementary Colpitts oscillator in CMOS technology,” IEEE Trans. Microw. Theory Tech., vol. 53, no. 3, pp. 881-887, Mar. 2005.
[22] S. Cheng and H. Tong, et al., “A fully differential low-power divide-by-8 injection-locked frequency divider up to 18 GHz,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 583-591, Mar. 2007.
[23] K. Yamamoto and M. Fujishima, “A 44-μW 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 671-677, Mar. 2005.
[24] L.-C. Cho, C. Lee and S.-I. Liu, “A 1.2V 37-38.5GHz 8-phase clock generator in 0.13um CMOS technology,” IEEE J. Solid-State Circuits, SC-42, pp.1261-1270, Jun. 2007.
[25] J. Savoj and B. Razavi, “A 10Gb/s CMOS clock and data recovery circuit with frequency detection,” ISSCC Dig. Tech. Papers, pp.78-79, Feb. 2001.
[26] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase-frequency detector,” IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 13-21, Jan. 2003.
[27] R. Tang and Y.-B. Kim, “A novel 8-phase PLL design for PWM scheme in high speed I/O circuits,” IEEE Int. SOC Conf., pp.119-122, Sept. 2006.
[28] F. Herzel and W. Winkler, “A 2.5 GHz eight-phase VCO in SiGe BiCMOS technology,” IEEE Tran. Circuits and Systems II, vol.52, no. 3, pp.140-144, Mar. 2005.
[29] X. Guan, H. Hashemi and A. Hajimiri, “A fully integrated 24-GHz eight-element phased-array receiver in silicon,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2311-2320, Dec. 2004.
[30] J. J. Kim and B. Kim, “A low-phase-noise CMOS LC oscillator with a ring structure,"IEEE ISSCC Dig. Tech. Papers, pp. 430-431, Feb. 2000.
[31] H.-R. Kim, C.-Y. Cha, S.-M. Oh, M.-S. Yang and S.-G. Lee, “A very low-power quadrature VCO with back-gate coupling,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 952-955, June 2004.
[32] E.A.M. Klumperink, S.L.J. Gierkink,; A.P. van der Wel and Nauta, B., “Reducing MOSFET 1/f noise and power consumption by switched biasing,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994-1001, July 2000.
[33] J. P. Carr and B. M. Frank, “A 38 GHz accumulation MOS differentially tuned VCO design in 0.18-um CMOS,” Silicon Monolithic Integrated Circuits in RF Systems, 2006. Digest of Papers. pp.170 – 173 .Topical Meeting on Jan 2006.
[34] Sander L. J. Gierkink, Salvatore Levantino, Member, IEEE, Robert C. Frye, Carlo Samori, Member, IEEE, and Vito Boccuzzi, Member, IEEE, “A Low-Phase-Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1148-1154, July 2003.
[35] A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection-locked LC dividers for quadrature generation” IEEE J. Solid-State Circuits, vol. 39, pp. 1425-1433, Sept. 2004.
[36] P. Kinget, R. Melville, D. Long, and V. Gopinathan, “An injection locking scheme for precision quadrature generation,” IEEE J. Solid-State Circuits, vol. 37, pp. 845-851, July 2002.
[37] H. Matsuoka and T. Tsukahara, “A 5-GHz frequency-doubling quadrature modulator with a ring-type local oscillator,” IEEE J. Solid-State Circuits, vol. 34, pp. 1345–1348, Sept. 1999.
[38] B. Razavi, “Heterodyne phase locking: a technique for high-frequency division,” in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 428–429.
[39] B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1415 – 1424, Sep. 2004.
[40] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, pp. 813–821, June 1999.
[41] Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: Oxford Univ. Press, 1999.
[42] S.-L. J, C.-F. Lee, “A low voltage and power LC VCO implemented with dynamic threshold voltage MOSFETS,” IEEE Microwave Wireless Compon. Lett., vol. 17, no. 5, May.
[43] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, and M.-H. Juang,” A low-voltage quadrature CMOS VCO based on voltage-voltage feedback topology ,” IEEE Microw. Wireless Compon. Lett., pp.696-698, Dec. 2006.
[44] J.-H. Chang and C.-K. Kim, “A symmetrical 6-GHz fully integrated cascode coupling CMOS LC quadrature VCO,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 10, pp. 724-726, Oct. 2005.

簡易檢索 / 詳目顯示

相關論文