簡易檢索 / 詳目顯示

研究生: 呂學俊
Hsueh-Chun Lu
論文名稱: Dual-Parity Cache Scheme for SSD-Based RAID5
Dual-Parity Cache Scheme for SSD-Based RAID5
指導教授: 謝仁偉
Jen-Wei Hsieh
口試委員: 吳晉賢
Chin-Hsien Wu
陳雅淑
Ya-Shu Chen
修丕承
Pi-Cheng Hsiu
學位類別: 碩士
Master
系所名稱: 電資學院 - 資訊工程系
Department of Computer Science and Information Engineering
論文出版年: 2016
畢業學年度: 104
語文別: 英文
論文頁數: 50
中文關鍵詞: 固態硬碟
外文關鍵詞: NAND Flash Memory
相關次數: 點閱:311下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

Redundant Array of Independent Disks (RAID) system have been widely used in
the enterprise, especially RAID-5 system. The RAID-5 system has parity with
every stripe in each disks, it can not only recovers fail when some data crashed,
but also improves performance. In the recent years, solid-state drives (SSDs)
becomes more popular. Some of researches used SSDs as storage devices in the
RAID-5 system. However, there are some bottlenecks in the SSD-Based RAID-5
since characteristic of SSDs. When there comes updating data in the SSD-Based
RAID-5, it needs reading old-data and parity, then recalculates and generates new
parity, and writes updating data and new parity into disks. Updating parity too
frequently will decrease lifetime of SSD since NAND
ash memory has limited
endurance. It also makes worse performance. In this paper, we proposed a novel
parity bu er management strategy that we exploit two di erent parity cache as
bu er in the RAID controller to improve the additional overhead that is overmuch
parity writing by data updating in the SSD-Based RAID-5. The experiment re-
sults show that we improved the performance of the proposed strategy is increased
by 2.81% to 41.6% under di erent traces.


Redundant Array of Independent Disks (RAID) system have been widely used in
the enterprise, especially RAID-5 system. The RAID-5 system has parity with
every stripe in each disks, it can not only recovers fail when some data crashed,
but also improves performance. In the recent years, solid-state drives (SSDs)
becomes more popular. Some of researches used SSDs as storage devices in the
RAID-5 system. However, there are some bottlenecks in the SSD-Based RAID-5
since characteristic of SSDs. When there comes updating data in the SSD-Based
RAID-5, it needs reading old-data and parity, then recalculates and generates new
parity, and writes updating data and new parity into disks. Updating parity too
frequently will decrease lifetime of SSD since NAND
ash memory has limited
endurance. It also makes worse performance. In this paper, we proposed a novel
parity bu er management strategy that we exploit two di erent parity cache as
bu er in the RAID controller to improve the additional overhead that is overmuch
parity writing by data updating in the SSD-Based RAID-5. The experiment re-
sults show that we improved the performance of the proposed strategy is increased
by 2.81% to 41.6% under di erent traces.

1 Introduction 5 2 Background and Motivation 8 2.1 NAND Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 RAID Technologies . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.3 Flash-Aware RAID . . . . . . . . . . . . . . . . . . . . . . . . . . 12 2.4 HPDA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.5 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3 Dual-Parity Cache scheme for SSD-Based RAID5 16 3.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.2 Mapping Table of Dual-parity Cache . . . . . . . . . . . . . . . . 18 3.3 Dual-Parity Cache . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.3.1 Partial-Parity Cache . . . . . . . . . . . . . . . . . . . . . 20 3.3.2 Full-Parity Cache . . . . . . . . . . . . . . . . . . . . . . . 21 3.3.3 Cases Examples and Illustrations . . . . . . . . . . . . . . 24 3.4 Maintenance of the Dual-parity Cache RAID5 . . . . . . . . . . . 26 3.4.1 DualCache-Aware Garbage Collection . . . . . . . . . . . . 26 3.4.2 Parity Commit Issue . . . . . . . . . . . . . . . . . . . . . 27 4 Experiments 33 4.1 Experimental Setup . . . . . . . . . . . . . . . . . . . . . . . . . . 33 4.2 Performance Evaluation . . . . . . . . . . . . . . . . . . . . . . . 36 4.3 Lifetime Experiment . . . . . . . . . . . . . . . . . . . . . . . . . 38 4.4 The Impact of Cache Size . . . . . . . . . . . . . . . . . . . . . . 40 4.5 The overhead of PPC-RAID . . . . . . . . . . . . . . . . . . . . . 42 5 Conclusion 47

[1] \Micronl84128gb,256gb,512gbasync/syncenterprisenandfeatures." [Online].
Available: http://www.micron.com/parts/nand-
ash/enterprise-nand/
[2] \Seagate st500dm002 500gb hdd datasheet." [Online]. Avail-
able: http://www.seagate.com/ www-content/product-content/barracuda-
fam/desktop-hdd/barracuda-7200-12/ zh-tw/docs/desktop-hdd-ds1770-4-
1405tw.pdf
[3] UMassTraceRepository, \Oltp applications of two nancial institutions."
[Online]. Available: http://traces.cs.umass.edu/index.php/Storage/Storage
[4] S. Im and D. Shin, \Flash-aware raid techniques for dependable and high-
performance
ash memory ssd," Computers, IEEE Transactions on, vol. 60,
no. 1, pp. 80 { 92, January 2011.
[5] E. Gal and S. Toledo, \Algorithms and data structures for
ash memories,"
ACM Comput. Surv., vol. 37, no. 2, pp. 138 { 163, January 2005.
[6] A. Kawaguchi, S. Nishioka, S.Nishioka, and H. Motoda, \A
ash-memory
based le system," USENIX Winter, pp. 155 { 164, 1995.
[7] D. Jung, Y.-H. Chae, H. Jo, J.-S. Kim, and J. Lee, \A group- based wear-
leveling algorithm for large-capacity
ash memory storage systems," Proceed-
ings of the 2007 International Conference on Compilers, Architecture, and
Synthesis for Embedded Systems, ser. CASES '07, pp. 160 { 164, 2007.
[8] N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Man-asse, and
R. Panigrahy, \Design tradeo s for ssd performance," USENIX 2008 Annual
Technical Conference on Annual Technical Conference. IEEE, 2008, pp.
57{70.
[9] X.-Y. Hu, E. Eleftheriou, R. Haas, I. Iliadis, and R. Pletka, \Write ampli-
cation analysis in
ash-based solid state drives," The Israeli Experimental
Systems Conference. IEEE, 2009, pp. 101{109.
[10] S. Zertal, \A reliability enhancing mechanism for a large
ash embedded
satellite storage system," Third International Conference on. IEEE, April
2008, pp. 345{350.
[11] B. Mao, H. Jiang, D. Feng, S. Wu, J. Chen, L. Zeng, and L. Tian, \Hpda:
A hybrid parity-based disk array for enhanced performance and reliability."
IEEE, April 2010, pp. 1 { 12.
[12] L.-P. Chang, \A hybrid approach to nand-
ash-based solid-state disks," Com-
puters, IEEE Transactions on, vol. 59, no. 10, pp. 1337 { 1349, October 2010.
[13] L.-P. Chang and C.-D. Du, \Design and implementation of an e cient wear-
leveling algorithm for solid-state-disk microcontrollers," ACM Trans. Design
Autom. Electr. Syst., vol. 15, no. 6, December 2009.

無法下載圖示 全文公開日期 2021/02/03 (校內網路)
全文公開日期 2026/02/03 (校外網路)
全文公開日期 2026/02/03 (國家圖書館:臺灣博碩士論文系統)
QR CODE