[1] Y. Ji, C. Jeon, H. Son, B. Kim, H. Park and J. Sim, "5.8 A 9.3nW all-in-one
bandgap voltage and current reference circuit," 2017 IEEE International
Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 100-101.
[2] J. M. Lee et al., "5.7 A 29nW bandgap reference circuit," 2015 IEEE
International Solid-State Circuits Conference - (ISSCC) Digest of Technical
Papers, San Francisco, CA, 2015, pp. 1-3.
[3] R. Van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog
Converters. Kluwer Academic Publishers, second ed., 2003.
[4] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, second
ed., 2001.
[5] Y. Zhu et al., "A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS,"
in IEEE Journal of Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, June 2010.
[6] B. Razavi, Principles of Data Conversion System Design. John Willy and Sons,
Inc., first ed., 1995.
[7] M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail
operation of switched op amp circuits," in Electronics Letters, vol. 35, no. 1, pp.
8-10, 7 Jan. 1999.
[8] C. C. Enz, F. Krummenacher, E. A. Vittoz, "An analytical MOS transistor model
valid in all regions of operation and dedicated to low-voltage and low-current
applications", Analog Integrat. Circuits Signal Process., vol. 8, pp. 83-114, 1995.
[9] J. Lin and C. Hsieh, "A 0.3 V 10-bit SAR ADC With First 2-bit Guess in 90-nm
CMOS," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol.
64, no. 3, pp. 562-572, March 2017.
[10] S. He and C. E. Saavedra, "Design of a Low-Voltage and Low-Distortion Mixer
Through Volterra-Series Analysis," in IEEE Transactions on Microwave Theory
and Techniques, vol. 61, no. 1, pp. 177-184, Jan. 2013.
[11] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, Oxford University
Press, second ed. 2002.
[12] A. Nikoozadeh and B. Murmann, "An Analysis of Latch Comparator Offset Due
to Load Capacitor Mismatch," in IEEE Transactions on Circuits and Systems II:
Express Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006.
[13] Y. Chung and M. Chiang, "A 12-Bit Synchronous-SAR ADC for IoT
Applications," 2019 IEEE International Symposium on Circuits and Systems
(ISCAS), Sapporo, Japan, 2019, pp. 1-5.
[14] C. Liu, S. Chang, G. Huang and Y. Lin, "A 10-bit 50-MS/s SAR ADC With a
Monotonic Capacitor Switching Procedure," in IEEE Journal of Solid-State
Circuits, vol. 45, no. 4, pp. 731-740, April 2010.
[15] D. Zhang, A. Bhide and A. Alvandpour, "A 53-nW 9.1-ENOB 1-kS/s SAR ADC
in 0.13- μm CMOS for Medical Implant Devices," in IEEE Journal of
Solid-State Circuits, vol. 47, no. 7, pp. 1585-1593, July 2012.
[16] Z. Zhu and Y. Liang, "A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-μm
CMOS for Medical Implant Devices," in IEEE Transactions on Circuits and
Systems I: Regular Papers, vol. 62, no. 9, pp. 2167-2176, Sept. 2015.
[17] J. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE
J.Solid-State Circuits, vol. 24, no. 1, Feb. 1989, pp. 62-70.
[18] P. Harpe, H. Gao, R. van Dommele, E. Cantatore and A. van Roermund, "21.2 A
3nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC," 2015 IEEE International Solid-State Circuits Conference
- (ISSCC) Digest of Technical Papers, San Francisco, CA, 2015, pp. 1-3.
[19] W. Mao, Y. Li, C. Heng and Y. Lian, "A Low Power 12-bit 1-kS/s SAR ADC for
Biomedical Signal Processing," in IEEE Transactions on Circuits and Systems I:
Regular Papers, vol. 66, no. 2, pp. 477-488, Feb. 2019.
[20] X. Zou, X. Xu, L. Yao and Y. Lian, "A 1-V 450-nW Fully Integrated
Programmable Biomedical Sensor Interface Chip," in IEEE Journal of
Solid-State Circuits, vol. 44, no. 4, pp. 1067-1077, April 2009.