研究生: |
邱冠幀 Kuan-Cheng Chiu |
---|---|
論文名稱: |
高效能交錯式半橋串聯諧振轉換控制晶片 High-Performance Controller for Interleaved Half-Brige Series Resonant Converters |
指導教授: |
陳伯奇
Poki Chen |
口試委員: |
羅有綱
Yu-Kang Lo 黃育賢 Ysh-Shyan Hwang 陳建中 Jiann-Jong Chen |
學位類別: |
碩士 Master |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2012 |
畢業學年度: | 100 |
語文別: | 中文 |
論文頁數: | 95 |
中文關鍵詞: | 交錯式串聯諧振轉換器 、變頻控制 、零電流切換 、相移控制 |
外文關鍵詞: | Interleaved SRC, varying frequency control, zero current switching, phase shift control |
相關次數: | 點閱:448 下載:4 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
交錯式二次側諧振槽串聯諧振轉換器,可改善諧振元件因特性阻抗Zo過小而設計不易之問題。且利用並聯雙組二次側諧振槽串聯諧振轉換器,加上功率開關驅動訊號相移90°的機制,可有效降低輸入電流漣波及選擇規格較低之功率開關元件,而達到節省成本的目的。
唯目前並無控制IC係針對交錯式二次側諧振槽串聯諧振轉換器設計,僅能採用其他控制IC搭配外加電路來實現所需之控制訊號,造成電路體積較大且易受雜訊影響,使系統穩定性不佳。本論文將把市售IC與外加電路全部積體化,實現全客製化之交錯式SRC控制晶片。
文中將闡述如何實現交錯式SRC控制晶片,並與市售IC-UC3879[1]及其外加電路做比較。本控制晶片主要利用電壓控制斜波產生電路來產生20k~300kHz振盪頻率,並透過可調式非重疊電路(Non-overlap)來調整功率開關切換時所需之死區時間(Dead Time),以達成功率開關零電流切換之效能。最後系統規格為輸入電壓12V、輸出電壓200V之2 kW的原型電路,成功驗證了理論分析之正確性與可行性。
The interleaved SRC with a secondary-side resonant tank is used to solve the resonant component design problem caused by small characteristic impedance (Zo). The interleaving operation, comprised two SRCs in parallel with a 90°phase shift between the power MOS gating signals, can not only reduce the input current ripple successfully but also decrease the device ratings for cost saving.
Up to present, there is no control IC specifically designed for interleaved series resonant converter (SRC) with a secondary-side resonant tank. The control circuit can only be realized with other application’s IC and some auxiliary circuits. The problems are large voard area, less immubity to noise and potential system instability. Therefore, a fully customized interleaved SRC control IC is implemented in this thesis to solve all problems mentioned above.
The realization of the controller will be discussed and compared with the commercial IC-UC387 along with its auxiliary circuits in detail. Moreover, a brand new voltage-controlled ramp generator and an adjustable non-overlapped clocking circuit will be presented to achieve 20k~300kHz oscillation frequency and adjustable dead time for zero-current power MOS switching. To ensure the performance of the controller as expected, a 2kW prototype with DC 12V input and DC 200V output is realized and measured to verify the orrectness of the corresponding theoretical analysis and the excellence of the proposed converter.
[1] B. Yang, “Topology Investigation for Front End DC/DC Power Conversion for Distributed Power,” Ph. D. Dissertation, Virginia Tech, Blacksburg, VA, USA, Feb. 2003.
[2] A. I. Pressmsn, Switching Power Supply Design, McGraw-Hill Inc., 1998.
[3] F. C. Lee, “High-frequency Quasi –resonant Converter Technologies,” IEEE Proc., vol.76, no. 4, pp.377-390, Apr. 1988.
[4] G. C. Chryssis著,梁適安譯,「高頻交換式電源供應器」,全華科技圖書,1995年。
[5] C. M. Wang, “A New Family of Zero-Current-Switching (ZCS) PWM Converter,” IEEE Transactions on Industrial Electronics, Vol. 52, pp. 1117-1125, 2005.
[6] C. M. Wang, H. J. Chiu, and D. R. Chen, “Novel zero current switching (ZCS) PWM converters,” IEE Proceedings Electric Power Applications, vol. 152, no. 2, pp. 407-415, March 2005.
[7] J. Feng, Y. Hu, W. Chen, and C. C. Wen, “ZVS Analysis of Asymmetrical Half-Bridge Converter,”in Proc. IEEE PESC, Vol. 1, pp. 243-247, 2001
[8] A. I. Pressman, “Switching Power Supply Design”, Second Edition, McGraw-Hill International. 1998.
[9] 顏上進,串聯諧振轉換器輕載調制策略之研究,國立台灣科技大學電子工程系博士論文,2006年。
[10] A. I. Pressman, Switching Power Supply Design, Second Edition, Chapter 15.
[11] 鐘郁偉,符合能源之星規範個人電腦電源供應器之研製,國立台灣科技大學電子工程系碩士論文,2008年。
[12] R. Elferich, and T. Duerbaum, “A New Load Resonant Dual Output Converter,” in Proc. IEEE PESC, pp.1319-1324, 2002.
[13] R. Cheng, Y. Yang, and Y. Jiang, “Design of LLC Resonant Converter with Integrated Magnetic Technology,” in Proc. IEEE ICEMS, vol.2, pp.1351-1355, 2005.
[14] B. Lu, W. Liu, Y. Liang, F. C. Lee, and J. D. Van Wyk”, Optimal Design Methodology for LLC Resonant Converter,” in Proc. IEEE APEC, pp. 533–538. 2006.
[15] G. C. Hsieh, C. Y. Tsai, W. L. Hsu, “Synchronous Rectification LLC Series-Resonant Converter,” in Proc. IEEE APEC, pp.1003-1009, 2007.
[16] N. Mohan, T. M. Undeland, and W. P. Robbins, “Power Electronics Converters, Applications, and Design,” John Wiley & Sons Inc., 3rd Edition, 2003.
[17] 洪振傑,高效能500W個人電腦電源供應器之研製,國立台灣科技大學電子工程系碩士論文,2009年。
[18] 陳文富,”200瓦LED路燈電源供應器研製,” 國立台灣科技大學電子工程學系碩士論文,January 2010.
[19] 陳建宇,二次側諧振槽串聯諧振轉換器頻率調變策略研究,國立台灣科技大學電子工程系碩士論文,2010年。
[20] 梁成輝,錯相式LLC半橋諧振轉換器之研製,國立成功大學電機工程系碩士論文,2008年。
[21] 柯柏任,交錯式LLC串聯諧振轉換器的研製,國立台北科技大學電機工程系碩士論文,2008年。
[22] 李家源,500W 交錯式半橋型串聯諧振轉換器研製,國立台灣科技大學電子工程系碩士論文,2010年。
[23] 蔡廷雨,2kW 交錯式二次側諧振槽串聯諧振轉換器研製,國立台灣科技大學電子工程系碩士論文,2010年。
[24] B. C. Kim, K. B. Park, and G. W. Moon, “Analysis and Design Two-Phase Interleaved LLC Resonant Converter Considering Load Sharing”, in Proc. IEEE ECCE, pp.1141-1144, 2009.
[25] Texas Instruments, “UC3879 - Phase Shift Resonant Controller”, Data Sheet, 1990.
[26] Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, 2001.
[27] P. E. Allen and R. Holberg, “CMOS Analog Circuit Design second edition,” Oxford, New York, 2002.
[28] David A. Johns and Ken Martin, “Analog Integrated Circuit Design,” Wiley, Canada, 1997.
[29] 傅崇賢,低功率低失真無濾波級之D類功率放大器,國立交通大學電機學院IC設計產業研發碩士論文,2005年。
[30] Z.-H. Kong, K.-S. Yeo, and C.-H. Chang, “Design of an area-efficient CMOS multiple-valued current comparator circuit,” IEE Proceedings: Circuits, Devices and Systems, vol. 152, pp. 151-158, April 2005.
[31] Cheung Fai Lee, Mok, and P.K.T., “A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique,” IEEE Journal of Solid-State Circuits, vol. 39, No. 1, pp. 3-14, Jan. 2004.
[32] 林昆鴻,高效智慧型半橋串聯諧振轉換控制晶片,國立台灣科技大學電子工程系碩士論文,2010年。
[33] N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed., Addison-Wesley, 1993, section 5.5.10.
[34] Seongmoo Heo, and K. Asanovic, “Power-Optimal Pipelining in Deep Submicron Technology,” in Proc. ISLPED Conf., Aug. 2004, pp. 218-223.
[35] Kuo-Hsing Cheng, and Wei-Bin Yang, “A low power, wide operating frequency and high noise immunity half-digital phased-locked loop,” in Proc. Asia-Pacific Conference on ASIC Conf. (APASIC), Aug. 2002, pp. 263-266.
[36] J. Paul A., van der Wagt, G.ordon G. Chu, and Christine L. Conrad, ” A layout structure for matching many integrated resistors,” IEEE Circuits and Systems I: Regular Papers, Volume: 51 , Issue: 1, Page: 186 – 190, Jan. 2004.