一般的串聯諧振轉換器(Series Resonant Converter, SRC)在輕載時無法執行零電壓切換，使得轉換效率受到限制，本論文提出一種半橋SRC電路操作在輕載時其中一個開關也能成功直營零電壓導通的控制策略，以改善系統之轉換效率。此外，本論文主要目的為將半橋串聯諧振轉換器之控制電路模組化，以滿足各方客戶之不同規格需求，達到快速、全客製化的目標。
文中將闡述如何實現半橋串聯諧振轉換器之控制電路，並與市售IC─CM6900[1]做比較；接著提出全新架構的電壓控制斜波產生電路與可調式非重疊電路(Non-overlap)，以產生20k~300kHz的振盪頻率並可調功率元件驅動波形之死區時間(Dead Time)，來輔助系統全新控制方式設計，以達成單邊功率開關零電壓切換之效能。最後系統規格以輸入電壓DC 400V、輸出電壓12V、輸出電流20A以及功率開關切換頻率20k~300kHz，來驗證理論分析。而實驗結果證明輕載時效率確實能夠提升，驗證了理論分析之正確性與可行性。

Conventionally, series resonant converter (SRC) cannot achieve zero-voltage switching under light load condition and the poor conversion efficiency is series hampered. A new half-bridge SRC controller is proposed in this thesis to make zero voltage switching possible for one of the two power switches to enhance the power conversion efficiency. Flexibility will be regained during design phase to fit the needs of various potential customers. The realization of the controller will be discussed in detail and its performance will be compared with that of a commercial IC, CM6900. In all, a brand new voltage-controlled ramp generator and an adjustable non-overlapped clocking circuit will be presented to achieve 20k~300kHz oscillation frequency and adjustable dead time for power switches. New control methodology will also be invented to achieve zero-voltage switching for one power MOS during light load condition. The final specifications are DC 400V input voltage, 12V output voltage, 20A output current and 20k~300kHz switching frequency. Both theoretical analysis and practical experiment are used to ensure the actual performance of the controller as expected.

[1]Michael Lee, ”CM6900 BICMOS Resonant Controller,” CM6900 Application Note A-001A, Champion Microelectronic Corporation, May, 2007.
[2]http://www.energystar.org.tw/index.htm 中華民國能源之星網站
[3]http://www.epa.gov.tw/index.aspx 行政院環境保護署
[4]R. W. Erickson and D. Maksimovic, “Fundamentals of Power Electronics,” Kluwer Academic Publishers, 2nd Ed., 2000.
[5]N. Mohan, T. M. Undeland, and W. P. Robbins, “Power Electronics-Converters, Applications, and Design,” John Wiley & Sons, Inc., 2nd Ed., 1995.
[6]A. I. Pressman, “Switching Power Supply Design,” McGraw-Hill, Inc., 1991.
[7]陳彥名,”新型電流模式直流-直流降壓轉換器與負電壓低壓降電壓調整器之研製,” 國立台北科技大學電子工程學系碩士論文, June 2007.
[8]陳建豪,”定頻式主動電流感測技術之磁滯電流控制直流-直流轉換器,” 國立台北科技大學電子工程學系碩士論文, June 2007.
[9]鄭筌鴻,”全數位元件組成之低壓降穩壓器與單電感三輸出直流直流降壓轉換器設計,” 國立台北科技大學電子工程學系碩士論文, June 2009.
[10]何中麟,”新型磁滯電流降壓轉換器與電流回授電壓調整器之研製,” 國立台北科技大學電子工程學系碩士論文, June 2009.
[11]G. C. Chryssis著，梁適安譯，「高頻交換式電源供應器」，全華科技，1995.
[12]洪詠竣，“柔切式單相變頻器及三相模組化組接之研究,” 國立宜蘭大學電機工程學系碩士論文,July 2008.
[13]陳文富,”200瓦LED路燈電源供應器研製,” 國立台灣科技大學電子工程學系碩士論文,January 2010.
[14]顏上進,”串聯諧振轉換器輕載調制策略之研究,” 國立台灣科技大學電子工程學系碩士論文,June 2006.
[15]楊詠迪,”雙輸出串聯諧振轉換器研製,” 國立台灣科技大學電子工程學系碩士論文,June 2007.
[16]鐘郁偉,”符合能源之星規範個人電腦電源供應器之研製,” 國立台灣科技大學電子工程學系碩士論文,June 2008.
[17]呂鴻揚,”42吋液晶電視交/直流電源模組之研製,” 中原大學電機工程學系碩士論文,June 2006.
[18]黃卓文,”半橋串聯諧振轉換器輕載非對稱單側責任週期調變策略研究,” 國立台灣科技大學電子工程學系碩士論文,January 2009.
[19]Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, 2001.
[20]P. E. Allen and R. Holberg, “CMOS Analog Circuit Design second edition,” Oxford, New York, 2002.
[21]Cheung Fai Lee, Mok, and P.K.T., “A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique ,” IEEE Journal of Solid-State Circuits, vol. 39, No. 1, pp. 3-14, Jan. 2004.
[22]Chien-Hung Kuo and Yi-Shun Shih, “A frequency synthesizer using two different delay feedbacks,” in Proc. Int. Symp. Circuits and Syst. Conf. (ISCAS), May 2005, vol. 3, pp. 2799-2802.
[23]Weize Xu and E.G. Friedman, “Clock feedthrough in CMOS analog transmission gate switches,” in Proc. Int. ASIC/SOC Conf., Sept. 2002, pp.181-185.
[24]C. Yoo, ”A CMOS buffer without short-circuit power consumption,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, pp. 935-937, Sept. 2000.
[25]V. Kursun., S.G. Narendra., V.K. De., and E.G. Friedman., “Low-voltage-swing monolithic dc-dc conversion,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, No. 5, pp. 241-248, May 2004.
[26]Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, and Nikola M. Nedovic, “Digital System Clocking: High-Performance and Low-Power Aspects,” Wiley-IEEE Press, 2003.
[27]Seongmoo Heo, and K. Asanovic, “Power-Optimal Pipelining in Deep Submicron Technology,” in Proc. ISLPED Conf., Aug. 2004, pp. 218-223.
[28]Kuo-Hsing Cheng, and Wei-Bin Yang, “A low power, wide operating frequency and high noise immunity half-digital phased-locked loop,” in Proc. Asia-Pacific Conference on ASIC Conf. (APASIC), Aug. 2002, pp. 263-266.
[29]許世玄,”低功率高抗雜訊之鎖相迴路設計製作,” 淡江大學電機工程學系碩士論文, June 2002.
[30]David A. Johns and Ken Martin, “Analog Integrated Circuit Design,” Wiley, Canada, 1997.
[31]R. Lotfi, M. Taherzadeh-Sani, M. Y. Azizi, and O. Shoaei, “A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters,” in Proc. SCS Conf., July 2003, vol. 2, pp. 377-380.
[32]Z.-H. Kong, K.-S. Yeo, and C.-H. Chang, “Design of an area-efficient CMOS multiple-valued current comparator circuit,” IEE Proceedings: Circuits, Devices and Systems, vol. 152, pp. 151-158, April 2005.
[33]M. Parlak, and Y. Gurbuz, “Low power, variable supply CMOS comparator,” in Proc. SIU Conf., April 2004, pp. 140-143.