簡易檢索 / 詳目顯示

研究生: 洪啟峻
Chi-Chun Hung
論文名稱: CA-SCL極化碼Rate Matching解碼器實現
The Design and Implementation of Polar Code CA-SCL Rate Matching Decoder
指導教授: 王煥宗
Huan-Chun Wang
口試委員: 林保宏
Pao-Hung Lin
黃德振
De-Jhen Huang
劉建成
Jian-Chang Liu
王煥宗
Huan-Chun Wang
學位類別: 碩士
Master
系所名稱: 電資學院 - 電子工程系
Department of Electronic and Computer Engineering
論文出版年: 2020
畢業學年度: 108
語文別: 中文
論文頁數: 65/77
中文關鍵詞: 極化碼解碼器Polar CodeRate MatchingCA-SCL
外文關鍵詞: Polar Code Decoder, Polar Code, Rate Matching, CA-SCL
相關次數: 點閱:355下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

本論文提出應用於5G的基於多路線連續消除演算法極化碼(Polar Code)解碼器,超大型積體電路(VLSI)設計與實現,在硬體架構上以設計多種碼率及碼長,以及降低面積為主要目標。
其中運算參數及主要參考文獻,以華為(Huawei)在IEEE Xplore以及第三代合作夥伴計劃(3rd Generation Partnership Project,3GPP)會議當中提出的論文為基礎。並且軟體模擬結果以及硬體設計結果,都以華為(Huawei)、三星(Samsung)和Tsofun Algorithm等公司在3GPP會議中提出之數據為參考基礎,作為設計驗證的依據。本論文軟體使用的模擬環境為C以及MATLAB,使用的FPGA模擬環境為Xilinx Zedboard Zynq-7000,而設計電路之實現則是使用TSMC 90nm CMOS製程技術進行實作,硬體架構以減少面積為目標,並且根據3GPP所訂出之標準,可靠度達到99.999%。最後將完成的各項數據表現與比對以及未來展望作為本文的結論。


This thesis proposes the design and implementation of multi-list successive cancellation polar decoder for fifth generation (5G). The purpose of the design is configurable code rate, code length and reducing area of chip.
The parameters and main references are based on the papers which are proposed by Huawei in IEEE Xplore and 3rd generation partnership project (3GPP) conference. The design verifications of software simulations and hardware design are based on papers proposed by Huawei, Samsung, Tsofun Algorithm and other companies in the 3GPP conference. The software simulation environment of this thesis is C and MATLAB, the FPGA verification environment is Xilinx Zedboard Zynq-7000, and the implementation of the circuit using a TSMC 90nm CMOS technology. Our goal is to reduce the area of hardware architecture and let the reliability have to reach 99.999% under the standards which is proposed by 3GPP. Finally, the performance and future prospects are the conclusion of this thesis.

圖目錄 vi 表目錄 ix 第1章 緒論 1 1.1. 研究背景 1 1.2. 文獻回顧 2 1.3. 研究目的 3 1.4. 論文架構 4 第2章 極化碼 Polar Code 5 2.1. 極化碼介紹 5 2.1.1. 基本概念介紹 5 2.1.2. 記號說明 6 2.1.3. 通道極化 6 2.1.3.1. 通道組合 7 2.1.3.2. 通道分裂 10 2.1.4. 通道極化判定 12 2.2. 極化碼 編碼方式介紹 16 2.2.1. CRC-Aided 17 2.3. Successive Cancellation 解碼方式介紹 17 2.4. Successive Cancellation List解碼方式介紹 26 2.4.1. 節點LLR運算 27 2.4.2. 節點BIT運算 28 2.4.3. 路徑寬度PM之運算 29 2.4.4. list sort運算 30 2.4.5. CRC 31 第3章 演算法的程式模擬與驗證 34 3.1. 環境設定 34 3.2. 程式解碼流程 36 3.2.1. updateLLR 37 3.2.2. updateB 38 3.2.3. PM計算 39 3.2.4. Bubble sort 40 3.3. 模擬效能 41 第4章 解碼器硬體架構與FPGA模擬 44 4.1. 電路方塊圖 45 4.1.1. SC Decoder 45 4.1.2. LLR Calculator 46 4.1.3. Bit Calculator 47 4.1.4. CRC Calculator 48 4.1.5. PM Calculator 48 4.2. FPGA模擬環境 49 4.3. FPGA解碼效能表現 51 第5章 晶片設計流程與參數選擇 56 5.1. 晶片設計流程 56 5.2. 記憶體選擇 57 5.3. I/O Pad選擇 58 5.4. 設計結果與文獻比較 60 第6章 結論與未來展望 63 參考文獻 64

[1] E. Arikan, "Channel polarization: A method for constructing capacity-achieving codes," 2008 IEEE International Symposium on Information Theory, Toronto, ON, 2008, pp. 1173-1177 Jul. 2008.
[2] 3GPP TSG RAN WG1 Meeting 87, November 2016.
[3] I. Tal and A. Vardy, "List Decoding of Polar Codes," in IEEE Transactions on Information Theory, vol. 61, no. 5, pp. 2213-2226, May 2015.
[4] A. Balatsoukas-Stimming, M. B. Parizi and A. Burg, "LLR-Based Successive Cancellation List Decoding of Polar Codes," in IEEE Transactions on Signal Processing, vol. 63, no. 19, pp. 5165-5179, Oct.1, 2015.
[5] Q. Zhang, A. Liu, X. Pan and K. Pan, "CRC Code Design for List Decoding of Polar Codes," in IEEE Communications Letters, vol. 21, no. 6, pp. 1229-1232, June 2017.
[6] E. Arikan, "A performance comparison of polar codes and Reed-Muller codes," in IEEE Communications Letters, vol. 12, no. 6, pp. 447-449, June 2008.
[7] J. Guo, M. Qin, A. Guillén i Fàbregas and P. H. Siegel, "Enhanced belief propagation decoding of polar codes through concatenation," 2014 IEEE International Symposium on Information Theory, Honolulu, HI, 2014, pp. 2987-2991.
[8] U. U. Fayyaz and J. R. Barry, "A low-complexity soft-output decoder for polar codes," 2013 IEEE Global Communications Conference (GLOBECOM), Atlanta, GA, 2013, pp. 2692-2697.
[9] A. Balatsoukas-Stimming, A. J. Raymond, W. J. Gross and A. Burg, "Hardware Architecture for List Successive Cancellation Decoding of Polar Codes," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 8, pp. 609-613, Aug. 2014.
[10] J. Lin, C. Xiong and Z. Yan, "A High Throughput List Decoder Architecture for Polar Codes," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 6, pp. 2378-2391.
[11] C. Zhang, B. Yuan and K. K. Parhi, "Reduced-latency SC polar decoder architectures," 2012 IEEE International Conference on Communications (ICC), Ottawa, ON, 2012, pp. 3471-3475.
[12] R. Mori and T. Tanaka, "Performance of Polar Codes with the Construction using Density Evolution," IEEE Communications Letters, vol. 13, no. 7, pp. 519-521, July 2009
[13] P. Trifonov, "Efficient Design and Decoding of Polar Codes," IEEE Transactions on Communications, vol. 60, no. 11, pp. 3221-3227, November 2012.
[14] H. Zhang et al., "Parity-Check Polar Coding for 5G and Beyond," 2018 IEEE International Conference on Communications (ICC), Kansas City, MO, 2018, pp. 1-7.
[15] G. He et al., "Beta-Expansion: A Theoretical Framework for Fast and Recursive Construction of Polar Codes," GLOBECOM 2017 - 2017 IEEE Global Communications Conference, Singapore, 2017, pp. 1-6.
[16] 3GPP R1-1713469 “Evaluation of the sequence for Polar codes,” Qualcomm Inc. Aug. 2017.
[17] 3GPP R1-1714179” Rate Matching Scheme for Polar Codes,” Samsung. Aug. 2017.

無法下載圖示 全文公開日期 2025/08/13 (校內網路)
全文公開日期 本全文未授權公開 (校外網路)
全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
QR CODE