研究生: |
阿里福 Arief Noor Rahman |
---|---|
論文名稱: |
用於三相轉換器之改良型時間平均模型 Modified Time Average Model for Three-Phase Converter Applications |
指導教授: |
邱煌仁
Huang-Jen Chiu |
口試委員: |
陳耀銘
Yaow-Ming Chen 劉邦榮 Pang-Jung Liu 林長華 Chang-Hua Lin 連國龍 Kuo-Lung Lian |
學位類別: |
博士 Doctor |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2021 |
畢業學年度: | 109 |
語文別: | 英文 |
論文頁數: | 64 |
中文關鍵詞: | 時間平均模型 、關於三相電壓源轉換器 、三相主動濾波器 |
外文關鍵詞: | time average model, three phase voltage source converter, three phase active rectifier |
相關次數: | 點閱:151 下載:16 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
關於三相電壓源轉換器 (Voltage Source Converters, VSC) 的研究通常都會使用模擬進行驗證,在模擬中開關元件會使用精確的開關元件模型 (Switching Element Model, SEM)。這種模擬方式可以深入分析實際電路的運作行為。VSC的實際電路在上臂開關與下臂開關的控制訊號中加入死區時間 (dead-time) 以確保電路運作的可靠度,但是死區時間會造成一些不利的影響,例如VSC的輸出電壓降低與零交越電流箝位。為了使用SEM精確的模擬VSC與死區時間的影響必須使用非常小的時間步驟(time-step),這將會造成運算時間增加。本文使用時間平均模型 (Time Average Model, TAM) 進行VSC的模擬,並提出一種非理想模型模擬死區時間對於整個波形的影響,亦加入絕緣柵雙極性電晶體 (Insulated Gate Bipolar Transistor, IGBT) 中飛輪二極體 (freewheeling diodes) 的順向導通電壓進一步改善波形。除此之外,傳統TAM模型無法操作在全範圍,本文實現關閉狀態模型 (off-state model) 使得TAM模型能夠操作在全範圍。本文針對SEM模型與TAM使用MATLAB-Simulink 進行模擬,使VSC操作在三相主動濾波器 (three phase active rectifier),也稱為功率因素修正器 (Power Factor Correction PFC)。將SEM模型與TAM模型的模擬結果與實際電路的測量結果進行比較,以驗證所提出的非理想模型之性能。
Typically, the study of a three phase voltage source converters (VSC) are conducted on a simulation where the switching devices are modeled as detailed switching element model (SEM). Such simulation approach provides good insight of the behavior from the implemented hardware. Hardware VSC uses dead-time between the upper and lower switches to ensure reliable operation. Nevertheless, dead-time causes a few downsides such as reduction of effective VSC output and zero-crossing current clamping. To accurately simulate a VSC with SEM and also capturing the dead-time effects, very small simulation time-step is necessary. Where it resulting in long computation time. In this study, time average model (TAM) is employed for VSC simulation and a distortion model is proposed to emulate the dead-time effect on the overall waveform. Furthermore, the forward voltage drops of IGBT and freewheeling diodes were added to improve the waveform further. Additionally, off-state model is also implemented to allow full operation range of TAM that has been previously not possible. A simulation in Simulink was developed for both SEM and TAM models. In this study, the VSC was operated as three phase active rectifier or also called power factor correction (PFC). The result from SEM and TAM simulations are compared with the actual hardware measurement to validate the performance of proposed distortion model.
[1] S.-G. Jeong and M.-H. Park, “The analysis and compensation of dead-time effects in PWM inverters,” IEEE Trans. Ind. Electron., vol. 38, no. 2, pp. 108–114, Apr. 1991, doi: 10.1109/41.88903.
[2] C. M. Wu, Wing-Hong Lau, and H. S.-H. Chung, “Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time,” IEEE Trans. Circuits Syst. Fundam. Theory Appl., vol. 46, no. 5, pp. 617–627, 1999.
[3] W. H. Lau, Bin Zhou, and H. S. H. Chung, “Compact analytical solutions for determining the spectral characteristics of multicarrier-based multilevel PWM,” IEEE Trans. Circuits Syst. Regul. Pap., vol. 51, no. 8, pp. 1577–1585, 2004.
[4] H. S. Black, Modulation Theory. Reading, Massachusetts: Addison-Wesley, 1993.
[5] F. Chierchie, L. Stefanazzi, E. E. Paolini, and A. R. Oliva, “Frequency Analysis of PWM Inverters With Dead-Time for Arbitrary Modulating Signals,” IEEE Trans. Power Electron., vol. 29, no. 6, pp. 2850–2860, 2014.
[6] F. Koeslag, H. du T. Mouton, H. J. Beukes, and P. Midya, “A detailed analysis of the effect of dead time on harmonic distortion in a class D audio amplifier,” in AFRICON 2007, Sep. 2007, pp. 1–7. doi: 10.1109/AFRCON.2007.4401640.
[7] G. Grandi, J. Loncarski, and R. Seebacher, “Effects of current ripple on dead-time distortion in three-phase voltage source inverters,” in 2012 IEEE International Energy Conference and Exhibition (ENERGYCON), Sep. 2012, pp. 207–212. doi: 10.1109/EnergyCon.2012.6347753.
[8] H. Jin, “Behavior-mode simulation of power electronic circuits,” IEEE Trans. Power Electron., vol. 12, no. 3, pp. 443–452, 1997.
[9] S. Ahmed, D. Boroyevich, F. Wang, and R. Burgos, “Development of a new voltage source inverter (VSI) average model including low frequency harmonics,” in 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2010, pp. 881–886.
[10] A. Guha and G. Narayanan, “Average modelling of a voltage source inverter with dead-time in a synchronous reference frame,” in 2013 IEEE Innovative Smart Grid Technologies-Asia (ISGT Asia), 2013, pp. 1–6.
[11] M. Miyake et al., “HiSIM-IGBT: A Compact Si-IGBT Model for Power Electronic Circuit Design,” IEEE Trans. Electron Devices, vol. 60, no. 2, pp. 571–579, Feb. 2013, doi: 10.1109/TED.2012.2226181.
[12] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics. Converters, Applications and Design, Third. John Wiley and Sons, Inc, 2003.
[13] S.-H. Hwang and J.-M. Kim, “Dead Time Compensation Method for Voltage-Fed PWM Inverter,” IEEE Trans. Energy Convers., vol. 25, no. 1, pp. 1–10, Mar. 2010, doi: 10.1109/TEC.2009.2031811.
[14] W. Chen, B. Li, D. Xu, and L. Cai, “A Dead-Time Compensation Method for Voltage Source Inverters,” in 2019 22nd International Conference on Electrical Machines and Systems (ICEMS), Aug. 2019, pp. 1–6. doi: 10.1109/ICEMS.2019.8921871.
[15] Z. Shen and D. Jiang, “Dead-Time Effect Compensation Method Based on Current Ripple Prediction for Voltage-Source Inverters,” IEEE Trans. Power Electron., vol. 34, no. 1, pp. 971–983, 2019.
[16] A. N. Rahman, H. J. Chiu, and K. L. Lian, “Enhanced Time Average Model of Three Phase Voltage Source Converter Taking Dead-Time Distortion Effect Into Account,” IEEE Access, vol. 9, pp. 23648–23659, 2021, doi: 10.1109/ACCESS.2021.3056799.
[17] G. Grandi and J. Loncarski, “Evaluation of current ripple amplitude in three-phase PWM voltage source inverters,” in 2013 International Conference-Workshop Compatibility And Power Electronics, 2013, pp. 156–161.
[18] “Ridley Engineering | - Loop Stability Requirements.” https://ridleyengineering.com/hardware/ap310-analyzer/ap300-application/loop-stability-requirements.html (accessed May 08, 2021).
[19] V. Instruments, “Specify Gain and Phase Margins on All Your Loops.” https://www.venableinstruments.com/specify-gain-and-phase-margins-on-all-your-loops-wp (accessed May 08, 2021).
[20] D. G. Holmes, T. A. Lipo, B. P. McGrath, and W. Y. Kong, “Optimized Design of Stationary Frame Three Phase AC Current Regulators,” IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2417–2426, Nov. 2009, doi: 10.1109/TPEL.2009.2029548.
[21] P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, “Decoupled Double Synchronous Reference Frame PLL for Power Converters Control,” IEEE Trans. Power Electron., vol. 22, no. 2, pp. 584–592, 2007.
[22] M. Bhardwaj, “Application Report SPRABT4A - Software Phase Locked Loop Design Using C2000 Microcontrollers for Three Phase Grid Connected Applications.” Texas Instruments.