視覺檢測與定位系統在工業界扮演著重要的角色，例如印刷工廠在印刷前必須有精準的版面定位，以避免版面歪斜。現階段中，很多工廠還是使用人工檢測與定位，其缺點是耗時長且精確度低。而目前定位系統製造商已經開發出自動檢測與定位系統，它們使用工業電腦、影像擷取卡、IO模組板、控制機板與PLC可程式控制器來達到自動檢測與定位功能。但此類設計有些缺點，例如成本高與體積龐大，而最嚴重的是在印刷工廠震動與多塵的作業環境下，時常造成工業電腦當機，接點脫落或生鏽，又因為此類系統過於龐大複雜，使用者常常無法自行解決問題而導致作業停擺。
本論文使用SoPC發展板做為開發自動檢測與定位系統的平台，我們整合了影像的輸入與輸出、檢測與定位功能於單顆FPGA晶片中。在硬體模組方面，我們提出了高效率的影像輸出入與偵測架構；而軟體演算法部分，則提出「一次到位」的快速定位功能與相關的偵測演算法。使用SoPC平台對於工業界來說除了成本大幅降低，還具有穩定和故障替換容易等優點。
我們使用友晶科技DE2-70 FPGA發展板做為系統開發平台，DE2-70上的FPGA 晶片為Altera Cyclon II EP2C70F896C6N，其可提供約7萬個LE供使用者利用。本系統實作完成後僅需8千個LE，故對於資源的需求量是很低的。

Vision Detection and Location System plays an important role in industry. For example, printing house must do precise pattern location to avoid skew. Now many factories measure and locate manually, the drawbacks are time consuming and imprecise. The location system manufacturers have developed automatic vision detection and location system. They combine industry computer, image capture card, IO card and PLC (Programmable logic controller) to achieve the ability of automatic vision detection and location. But this kind of design has some disadvantages, such as high cost and large space. Besides, what the worst is under the dusty and vibrated environment, industry computer is easy to become unstable. Users can’t repair themselves due to the complex system and result in work suspended.
We use SoPC development board as the automatic vision detection and location system platform; integrate video input and output module, detection module, location module into a single FPGA chip. In hardware, we propose a high efficient video input and output architecture. In software, we design fast location algorithm and detection algorithm. For industry, using SoPC platform has the advantages of low cost, stable and easy problem removal.
The system development platform we use is TERASIC DE2-70 FPGA board. FPGA chip on DE2-70 is Altera Cyclon II EP2C35F896C6N, which provides about 70000 LEs for users. We only need about 8000 LEs to implement our system, so the resource utilization is low.

[1] Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing”, 2nd Edition, Prentice-Hall, 2002.
[2] Michael D. Ciletti, “Advanced Digital Design with the VERILOG HDL”, Prentice-Hall, 2003.
[3] Samir Palnitkar, “Verilog HDL: A Guide to Digital Design and Synthesis”, 2nd Edition, Prentice-Hall, 2003.
[4] Andreas Koschan and Mongi Abidi, “Digital Color Image Processing”, John Wiley, 2008.
[5] 鐘國亮，“影像處理與電腦視覺”，3rd Edition，東華書局，2006
[6] 鄭信源，“Verilog 硬體描述語言數位電路”，6th Edition，儒林出版社，2007
[7] 周立功，“SOPC嵌入式系統實驗教程”，北京航空航天大學出版社，2006
[8] 李藝英，“Nios II嵌入式軟核SOPC設計原理與應用”， 北京航空航天大學出版社，2006
[9] 周博、邱衛東、陳燕、周學功、方茁，“以 NIOS 為基礎的 SOPC 設計與實作”，全華出版社，2005
[10] 鄭子凡，“以多組CMOS感測器實現高速攝影系統之SOPC硬體架構”，國立台灣科技大學電子工程系碩士論文，2007
[11] 陳首元，“基於SOPC平台之相機陣列式高速攝影系統軟體架構及影像校正設計”， 國立台灣科技大學電子工程系碩士論文，2007
[12] 王佳鴻，“以TI DM6446 DSP實現且最佳化H.264之移動向量估計”， 國立台灣科技大學電子工程系碩士論文，2007
[13] “Quartus II Handbook”, Version 7.2, Altera Corporation, Oct. 2007.
[14] “Configuration Handbook”, Altera Corporation, Oct. 2007.
[15] “Avalon Interface Specifications”, Altera Corporation, Mar. 2008.
[16] “Nios II Software Developer’s Handbook”, Altera Corporation, Mar. 2008.
[17] “Nios II Processor Reference Handbook”, Altera Corporation, Nov. 2008.
[18] “DE2_70 User manual”, Version 1.01, Terasic Technologies, 2007.
[19] “Cyclone II Device Family Data Sheet”, Version 2.0, Altera Corporation, Jul. 2005.
[20] “ADV7180 : SDTV Video Decoder Datasheet”, ANALOG DEVICE, 2006.
[21] VGA Timing, http://www.epanorama.net/documents/pc/vga_timing.html
[22] 丁文初，“數位影像介面概論”，
http://ee.chit.edu.tw/V2/91-93各類講座資料/051222丁文初/20051222_數位影像介面概論.ppt
[23] “ITU-R BT.656-4”, http://inst.eecs.berkeley.edu/~cs150/Documents/ITU656.PDF