首先，第一部分我們研究雙電容交叉耦合注入鎖定除頻器的鎖頻範圍屬性，此除頻器實現於台積電矽鍺0.18 μm製程。此除頻器使用三個電感而晶片的面積為0.87×0.89mm2。此除頻器注入-20dBm到15dBm可以看到三個沒有重疊的鎖頻範圍也就說明在沒有使用可變電容的情況下有多個頻帶。此注入鎖定除頻器當注入功率Pinj=0 dBm時功率消耗為2.8mW，除二的除頻範圍有4.35GHz，從2.47GHz到6.82GHz。
接著，第二部份我們研究一個除四注入鎖定除頻器的除頻範圍屬性，主要的注入功率為-20dBm到14dBm。此除頻器由一組電容交叉耦合和一個諧波混波MOSFET和六階RLC共振腔組成。量測也出現三頻帶，晶片的面積為0.887 ×0.987 mm2。
最後，這篇論文設計一個寬除頻範圍除四/除二LC注入鎖定除頻器，此除頻器使用電容交互耦合震盪器加上注入MOSFET與6階RLC共振腔組成。另外加上電阻增強除頻範圍。在量測時三個頻帶的調頻範圍與廚頻範圍皆可被量測到。集極到源極的偏壓為1.3V，在此電壓下注入功率0dBm的除四除頻範圍為5.81GHz(53.1%)從8.34GHz到14.15GHz。功率消耗為13.546mW。在核心功率消耗為4.024mW，注入功率為0dBm時除二的鎖頻範圍從2.83GHz到9.31GHz(106.75%)。晶片的面積為0.887 ×0.987 mm2

First, this thesis studies the locking range property of a dual capacitive cross-coupled injection-locked frequency divider (ILFD) implemented in the TSMC standard 0.18 μm BiCMOS process. The ILFD uses three on-chip inductors and occupies an area of 0.87×0.89mm2. The ILFD is subject to an injection power Pinj between -20 dBm and 15 dBm. At high injection power, the ILFD can have three non-overlapped locking ranges indicating that the ILFD uses multi-resonance resonator since no varactor is used. At injection power Pinj=6 dBm and at the power consumption of 3.28 mW, the ÷2 locking range for the designed ILFD is 4.92 GHz from 2.22 GHz to 7.14 GHz.
Secondly, this thesis studies the locking range property of divide-by-4 LC injection-locked frequency divider (ILFD) subject to input power from -20 dBm to 14 dBm. The ILFD combines a cross-coupled oscillator with a direct injection harmonic mixer MOSFET and a 6th-order RLC resonator. Triple-band tuning range is measured. The die area is 0.887 ×0.987 mm2.
Finally, this thesis designs a wide locking range divide-by-4/2 LC injection-locked frequency divider (ILFD). The ILFD is based on a capacitive cross-coupled oscillator with a direct injection MOSFET and a 6th-order RLC resonator. Resistors are used to enhance the locking range. Triple-band tuning range is measured and triple-band locking range is also measured. At the drain-source bias of 1.3 V, and at the incident power of 0 dBm the locking range of the divide-by-4 ILFD is 5.81 GHz (53.1%) from 8.34 to 14.15 GHz. The power consumption of ILFD core is 13.546 mW. At the power consumption of 4.024 mW. The divide-by-2 locking range is from 2.83 to 9.31 GHz (106.75 %) at injection power of 0 dBm. The die area is 0.887 ×0.987 mm2.

[1] B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
[2] S. Smith, “Microelectronic Circuit 4th edition,” Oxford University Press 1998.
[3] J. Roggers, C. Plett, “Radio frequency integrated circuit design,” Artech House, 2003.
[4] N. M. Nguyen and R. G. Meyer, “Start-up and frequency stability in high-frequency oscillators,” IEEE J. Solid-State Circuit, vol. 27, no. 5, pp. 810-820, May 1992.
[5] B. Razavi, “Design of Integrated Circuits for Optical Communications,” Mc Graw Hill.
[6] S. J. Lee, B. Kim, K. Lee, “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme,” IEEE Journal of Solid-State Circuits, vol. 32, No. 2, February 1997.
[7] G. Gonzalez, “Microwave Transistor Amplifiers Analysis and Design,” Prentice Hall, 1997.
[8] S. H. Lee, S. L. Jang, “Implementation of New High Frequency CMOS VCOs and Injection-Locked Frequency Dividers,” April 2007.
[9] J. Aguilera, and R. Berenguer, “Design and test of integrated inductors for RF applications,” Kluwer Academic Publishers, 2004.
[10] B. De Muer, M. Borremans, M. Steyaert, and G. Li. Puma, “A 2GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization,” IEEE J. Solid-State Circuits, vol. 35, pp. 1034-1038, 2000.
[11] S.Levantino, C. Samori, A. Bonfanti, S. L. J. Gierkink, A. L. Lacaita, and V. Boccuzzi, “Frequency dependence on bias current in 5GHz CMOS VCOs: impact on tuning range and flicker noise upconversion, ” IEEE J. Solid-State Circuits, vol. 37, pp. 1001-1003, 2002.
[12] T. H. Lee, “The Design of CMOS Radio Frequency Integrated Circuits,” Cambridge University Press, 1998.
[13] J. Craninckx and M. S. J. Steyaert, “A 1.8 GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 736–744, May 1997.
[14] J. J. Kim, B. Kim, “A low-phase-noise CMOS LC oscillators with a ring structure,” ISSCC Digest of Technical Papers, pp. 430-431, Feb. 2000.
[15] J. Savoj, B. Razavi, “High-Speed CMOS Circuits For Optical Receivers, “Kluwer Academic Publishers, 2001.
[16] A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, “A 900 MHz CMOS LC-oscillator with quadrature outputs,” in IEEE ISSCC Dig. Tech. Papers, pp. 392-393, Feb. 1996.
[17] T. Lee, and A. Hajimiri, “Oscillator phase noise: a tutorial,” IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 326-336, Mar. 2000.
[18] D. Leeson, “A simple model of feedback oscillator noise spectrum,” Proceedings of the IEEE, vol. 54, pp. 329–330, Feb. 1966.
[19] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179–194, Feb. 1998.
[20] A. Zolfaghari, A. Chan, and B. Razavi, “Stacked inductors and transformers in CMOS technology,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 620-628, April 2001.
[21] C. P. Yue, C. Ryu, JackLau, T. H. Lee, and S. Wong, “A physical model for planar spiral inductors on silicon,” 1996 International Electron Devices Meeting Technical Digest, pp. 155–158, Dec. 1996
[22] A. Hajimiri, and T. H. Lee, “Design issues in CMOS differential LC oscillators,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 717–724, May 1999.
[23] A. Hajimiri and T. H. Lee, The Design of Low Noise Oscillators, Springer 1999.
[24] J. R. Long, “Monolithic transformers for silicon RF IC design,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 1368-1382, Sep. 2000.
[25] Marc Tiebout, Low Power VCO Design in CMOS, Springer 2009.
[26] J. Craninckx and M. S. J. Steyaert, “A 1.75-GHz/3-V dual-modulus divide-by-128/ 129 prescaler in 0.7 um CMOS,” IEEE J. Solid-State Circuits, vol. 31, pp. 890-897, July 1996.
[27] Q. Huang and R. Rogenmoser, “Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks,” IEEE J. Solid-State Circuits, vol. 31, pp. 456-463, Mar. 1996.
[28] J. Lee and B. Razavi, “A 40 GHz frequency divider in 0.18-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 39, pp. 594-601, Apr. 2004.
[29] H. R. Rategh, and T.H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, pp. 813-821, June 1999.
[30] H. Wu, and A. Hajimiri, “A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement,” IEEE ISSCC Dig. Tech. Papers, pp. 412-413, Feb. 2001.
[31] H. D. Wohlmuth and D. Kehrer, “A high sensitivity static 2:1 frequency divider up to 27 GHz in 120 nm CMOS,” IEEE European Solid State Circuits Conference (ESSCIRC), pp. 823-826, Sept. 2002.
[32] R. J. Betancourt-Zamora, S. Verma, and T. H. Lee, “1 GHz and 2.8 GHz CMOSinjection- locked ring oscillator prescalers,” IEEE Symposium on VLSI Circuits, pp. 47-50, June 2001.
[33] P. Kinget, R. Melville, D. Long, and V. Gopinathan, “An injection locking scheme for precision quadrature generation,” IEEE J. Solid-State Circuits, vol. 37, pp. 845-851, July 2002.
[34] W. Z. Chen, and C. L. Kuo, “18 GHz and 7 GHz superharmonic injection-lockeddividers in 0.25μm CMOS technology,” IEEE European Solid State Circuits Conference (ESSCIRC), pp. 89-92, Sept. 2002.
[35] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, J.-F. Lee and M.-H. Juang, ” A wide locking range and low voltage CMOS direct injection-locked frequency divider, ” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 299-301, May 2006.
[36] S.-L. Jang, F.-B. Lin, and J.-F. Huang, wide-band divide-by-2 injection-locked frequency divider using MOSFET mixers DC-biased in subthreshold region, accepted. Int. J. Circ. Theor. Appl..,2014.
[37] H. Wu and A. Hajimiri, ” A 19 GHz 0.5mW0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement, ” in IEEE Int. Solid-State Circuits Conf., pp. 412-413, Feb. 2001.
[38] S.-L. Jang, W.-C. Liu, C.-W. Chang and J.-F. Huang, “A 0.35 μm CMOS cross-coupled complementary Colpitts voltage controlled oscillator,” Microwave and Optical Technology Lett., vol. 53, no. 9, pp. 2189-2192, Sep. 2011.
[39] M. Tiebout, ” A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider, ” IEEE J. Solid-State Circuits,vol. 39, no. 7, pp. 1170–1174, Jul. 2004.
[40] J. Kim, J. Shin, S. Kim, and H. Shin, “A wide-band CMOS LC VCO with linearized coarse tuning characteristics,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 5, pp. 399–430, May 2008.
[41] M. Tiebout, “A CMOS fully integrated 1 GHz and 2 GHz dual-band VCO with a voltage controlled inductor,” in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Florence, Italy, pp. 799–802, Sep. 2002.
[42] S.-L.Jang, Y.-J. Chen, C.-H. Fang and W. C. Lai, ” Enhanced locking range technique for frequency divider using dual-resonance RLC resonator',”Electronics Letters , vol. 51, no. 6, 19 March 2015, p. 456 – 458.
[43] S.-L. Jang, Z.-H. Wu, C.-W. Hsue and H.-F. Teng, ” Wide-locking range dual-band injection-locked frequency divider, ” Microw. Opt. Technol. Lett. vol.55, 10, pp. 2333–2337, October 2013.
[44] S.-L. Jang,W.-C. Cheng and C.-W. Hsue, ” A triple-resonance RLC-tank divide-by-2injection-locked frequency divider,” Electronics Letters, Available online: 17 Feb. 2016.
[45] S.-L. Jang, and C.-Y. Lin, ” A wide-locking range Class-C injection-locked frequency divider,” Electronics letters .,vol. 50, 23, pp.1710-1712, 2014.
[46] S.-L. Jang, Y.-H. Chuang, R.-H. Yen and S.-H. Lee, “A 1.4 GHz CMOS extremely low voltage transformer-feedback VCO,” in Proc.CSTRWC’06, Macao, China, pp. 25–28, 2006.
[47] Sheng-Lyang Jang, Chuang-Jen Huang, Cheng-Chen Liu, Ching-Wen Hsue, “A 0.22 V Quadrature VCO in 90 nm CMOS Process,” IEEE Microw. Wireless Compon. Lett., vol. 19, No. 9, pp. 566-568, 2009.
[48] Quan Xue and Haiwei Zhang, “Design of Wideband Low Phase Noise Class-C QVCO with Low Amplitude and Phase Errors,” IEEE Microw. Wireless Compon. Lett., vol. 25, No. 11, pp. 724-726, 2015.
[49] S.-L.Jang, X.-Y. Hang, and W.–T. Liu, ”Review: capacitive cross-coupled injection-locked frequency dividers,” Analog Integr Circ Sig Process, 88:89-104 2016
[50] S. H. Lee, S. L. Jang, and Y. H. Chung, “A low voltage divide-by-4 injection locked frequency divider with quadrature outputs,” IEEE Microw.Wireless Compon. Lett., vol. 17, no. 5, pp. 373–375, May 2007.
[51] K. Yamamoto and M. Fujishima, “70 GHz CMOS harmonic injection locked divider,” in IEEE Int. Solid-State Circuits Conf. Dig.,pp. 2472–2481, Feb. 2006.
[52] S.-L. Jang, C.-H. Liu, C.-W. Chang, and M.-H. Juang," A low voltage, low power divide-by-4 LC-tank injection-locked frequency divider, " Int. J. Electronics., vol. 98,no. 4, pp. 521-527, April 2011.
[53] Y. C. Chiang, T. F. Han, and H. H. Hsu, “Design of a CMOS quadrature VCO with current reuse method,” Microw. Opti. Technol. Lett., vol. 44, pp. 202–204, Feb. 2005.
[54] C.-I. Shie, Y.-C. Chiang and J.-M. Lin, “Low power and high efficiency VCO and quadrature VCO circuits constructed with transconductance-enhanced Colpitts oscillator feature,” IEICE Trans. Electron., vol. E91-C, no. 2, pp. 193–199, Feb. 2008.
[55] S.-L. Jang, T.-C. Kung and C.-W. Hsue," Wide-locking range divide-by-4 injection-locked frequency divider using linear mixer approach," IEEE Microw. Compon. Lett., vol. 27, no. 4, pp. 398-400, 2017.
[56] S.-L. Jang, Y.-L. Ciou and W.-C. Lai , ”Wide-band triple-resonance divide-by-4 injection-locked frequency divider,” IEEE Int. Microwave Symposium (IMS 2017).
[57] S.-L. Jang,W.-C. Cheng and C.-W. Hsue, ” A triple-resonance RLC-tank divide-by-2 injection-Locked frequency divider,” Electron. Lett., Vol. 52 No. 8 pp. 624–626, 2016.
[58] S.-L. Jang, C.-M. Chang and M.-H. Juang, ” Divide-by-2 injection-locked frequency divider implemented with two shunt 4th-order LC resonators,” Analog Integr Circ Sig Process, published online, 2017
[59] S.-L. Jang,W.-C. Cheng and C.-W. Hsue, "Wide-locking range divide-by-3 Iniection-locked frequency divider using 6th-order RLC resonator," IEEE Trans. VLSI Syst., vol. 24, no. 7, pp.2598-2602, 2016.
[60] E. Hegazi, H. Sjoland and A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921–1930, Dec 2001.
[61] S.-L. Jang, W.-C. Lai, W.-C. Lai,and M.-H. Juang, “Wide-band divide-by-4 injection-locked frequency divider using RLC resonator and capacitive cross-coupled oscillator,” IEEE IWS, pp.1-4, 2016.
[62] W. Chen, and C. Kuo, “18 GHz and 7 GHz superharmonic injection-locked dividers in 0.25 μm CMOS Technology” European Solid-State Circuits Conf. pp. 89- 92, Sept. 2002.
[63] S. H. Lee, S. L. Jang, and Y. H. Chung, “A low voltage divide-by-4 injection locked frequency divider with quadrature outputs,” IEEE Microw.Wireless Compon. Lett., vol. 17, no. 5, pp. 373–375, May 2007.
[64] P. Andreani, X. Wang, L. Vandy, and A. Frad, “A study of phase noise in Colpitts and LC-tank CMOS oscillators,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1107-1118, May. 2005.
[65] K. Yamamoto and M. Fujishima, “70 GHz CMOS harmonic injection locked divider,” in IEEE Int. Solid-State Circuits Conf. Dig.,pp. 2472–2481, Feb. 2006.
[66] S.-L. Jang, C.-H. Liu, C.-W. Chang, and M.-H. Juang," A low voltage, low power divide-by-4 LC-tank injection-locked frequency divider, " Int. J. Electronics., vol. 98,no. 4, pp. 521-527, April 2011.
[67] S.-L. Jang, T.-C. Kung and C.-W. Hsue," Wide-locking range divide-by-4 injection-locked frequency divider using linear mixer approach," IEEE Microw. Compon. Lett., vol. 27, no. 4, pp. 398-400, 2017.
[68] S.-L. Jang, Y.-L. Ciou and W.-C. Lai , ”Wide-band triple-resonance divide-by-4 injection-locked frequency divider,” IEEE Int. Microwave Symposium (IMS 2017).
[69] P. Andreani, X. Wang, L. Vandi, and A. Fard, “A study of phase noise in Colpitts and LC-tank CMOS oscillators,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1107–1118, May 2005.
[70] M. Tohidian, A. Fotowat-Ahmadi, M. Kamarei and F. Ndagijimana, “High-swing class-C VCO,” in IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), pp. 495–498, Sep. 2011.
[71] S. Perticaroli, S. Dal Toso and F. Palma, “A harmonic class-C CMOS VCO-based on low frequency feedback loop: Theoretical analysis and experimental results,” IEEE Trans. Circuits Syst. I, vol. 61, no. 9, pp. 2537–2549, Sep. 2014.
[72] W. Deng, K. Okada and A. Matsuzawa, “Class-C VCO with amplitude feedback loop for robust start-up and enhanced oscillation swing,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 429–440, Feb 2013.
[73] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE J. Solid-State Circuits, 39(9):1415-1424, Sept. 2004.
[74] S.-L. Jang,W.-C. Cheng and C.-W. Hsue, ” A triple-resonance RLC-tank divide-by-2 injection-Locked frequency divider,” Electron. Lett., Vol. 52 No. 8 pp. 624–626, 2016.
[75] S.-L. Jang, C.-M. Chang and M.-H. Juang, ” Divide-by-2 injection-locked frequency divider implemented with two shunt 4th-order LC resonators,” Analog Integr Circ Sig Process, published online, 2017
[76] S.-L. Jang,W.-C. Cheng and C.-W. Hsue, "Wide-locking range divide-by-3 Iniection-locked frequency divider using 6th-order RLC resonator," IEEE Trans. VLSI Syst., vol. 24, no. 7, pp.2598-2602, 2016.
[77] S.-L. Jang, W.-C. Lai, W.-C. Lai,and M.-H. Juang,“Wide-band divide-by-4 injection-locked frequency divider using RLC resonator and capacitive cross-coupled oscillator,” IEEE IWS, pp.1-4, 2016.
[78] M.-C. Chuang, J.-J.Kuo, C.-H.Wang, and H. Wang, ”A 50 GHz divide-by-4 injection lock frequency divider using matching method’, IEEE Microw.Wireless Compon. Lett., vol. 18, pp. 344–346, May 2008.
[79] S.-L. Jang, and C.-C. Fu. ” Wide locking range divide-by-4 LC-tank injection-locked frequency divider using series-mixers’, Analog Integr Circ Sig Process, vol. 78, issue 2, pp. 523–528, Feb. 2014.
[80] H.-H. Hsieh, H.-S. Chen, and L.-H. Lu, “A V-band divide-by-4 direct injection-locked frequency divider in 0.18-μm CMOS,” IEEE Trans. Microw. Theory Tech., vol. 59, no. 2, pp. 393–404, Feb. 2011.
[81] Yi-Ru Huang, ” Double cross-coupled Divide-by-2 Injection Locked Frequency Divider,” SiGe18-105A
[82] Shih-Jie Jian, “Design of Wide Locking Range Divide-by-3 Injection-Locked Frequency Divider and Injection-Locked Frequency Divider Using 6th-Order RLC Resonator,”2016.