本論文以Xilinx VC707開發板為實作平台，旨在設計出一個可容納不同通訊協定的通訊平台。設計工具方面，硬體設計選用Xilinx的XPS為主要設計工具，軟體設計選用SDK為主要設計工具。本篇論文著重於選用適合的IP core(intellectual property core)進行系統和架構的設計，並沒有太著墨於IP core內部的電路設計。系統和架構的設計包含匯流排的選用、系統時脈(System Clock)的選用、時鐘樹(Clock tree)的設計和整體電路架構的設計等等，由於使用到FPGA作為實作平台，繞線、布局和時序約束也是本篇論文的一大重點。本篇論文平台設計包含天線模組及乙太網路模組，無線網路方面實作IEEE 802.11a/g，可當作AP(Access Point)或STA(Station)，有線網路方面實作IEEE 802.3乙太網路協定。

In this paper, Xilinx VC707 development board is chosen for the implementation, the point is how to design a communication platform that can accommodate different communication protocol. When designing hardware, Xilinx XPS is chosen as the major design tools, when designing software, SDK is chosen as the major design tool. The main work of the implementation is to choose the appropriate IP core (intellectual property core) then plan the system and design the architecture, we do not dwell too much on the internal circuit design of IP core. Plan the system and design the architecture includes what bus should be used, the selection of system clock, clock tree design, circuit architecture design, etc. Placement, routing and timing constraints are very important when using FPGA, thus, these issue are highly focused in this paper. This communication platform includes an antenna module and an Ethernet module, IEEE 802.11a and 802.11g was implemented for WLAN, it can act as AP(Access Point) or STA(station), IEEE 802.3 was implemented for LAN.

[1] IEEE 802.11, Wireless LAN Medium Access Control (MAC) and Physical Layer
(PHY) specifications. IEEE Std 802.11, 1999.
[2] IEEE 802.11a, Wireless LAN Medium Access Control (MAC) and Physical Layer(PHY) specifications: High-speed Physical Layer in the 5 GHz Band. IEEE Std802.11a, 1999.
[3] IEEE 802.11g, Wireless LAN Medium Access Control (MAC) and Physical Layer(PHY) specifications: High-speed Physical Layer in the 2.4 GHz Band. IEEE Std802.11g, 2003.
[4] IEEE 802.11n, Wireless LAN Medium Access Control (MAC) and Physical Layer(PHY) specifications: High-speed Physical Layer in the 2.4 GHz Band. IEEE Std802.11n, 2009.
[5] Xilinx FPGA開發實用手冊,徐文波、田耘 編著,佳魁資訊,2014/12出版
[6] http://www.edn.com/design/systems-design/4416627/2/DDR3--A-comparative-study
[7] http://www.cnblogs.com/shengansong/archive/2012/09/01/2666213.html
[8] http://www.wendangku.net/doc/99b345e1a26925c52cc5bfac.html
[9] http://lauri.xn--vsandi-pxa.com/hdl/zynq/axi-stream.html
[10] http://guqian110.github.io/pages/2015/03/18/static_timing_analysis_1_basic.html
[11] http://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf
[12] http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf
[13] http://www.xilinx.com/support/documentation/white_papers/wp257.pdf
[14] http://www.xilinx.com/support/answers/5747.html
[15] http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf
[16] http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf
[17] http://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf
[18] http://www.fpga-site.com/faq.html
[19] http://warpproject.org/trac/wiki/802.11
[20] http://blog.csdn.net/suiyuan19840208/article/details/41788295
[21] http://www.programgo.com/article/3214325312/
[22] http://www.edn.com/design/systems-design/4392195/Equations-and-Impacts-of-Setup-and-Hold-Time
[23] https://read01.com/KEoLJd.html
[24] http://www.xilinx.com/support/documentation/data_sheets/ds183_Virtex_7_Data_Sheet.pdf
[25] http://big5.jinri-toutiao.com/id/330082.html
[26] http://www.eetop.cn/blog/html/96/283296-36675.html