研究生: |
馮鈞雅 Jun-Ya Feng |
---|---|
論文名稱: |
基於RFC2544 之多核心高速網路效能評估平台開發 Development of Network Performance Evaluation Platform via Advanced Multicore Architecture Based on RFC2544 |
指導教授: |
阮聖彰
Shanq-Jang Ruan |
口試委員: |
呂政修
Jenq-Shiou Leu 吳晉賢 Chin-Hsien Wu 林淵翔 Yuan-Hsiang Lin |
學位類別: |
碩士 Master |
系所名稱: |
電資學院 - 電子工程系 Department of Electronic and Computer Engineering |
論文出版年: | 2015 |
畢業學年度: | 103 |
語文別: | 英文 |
論文頁數: | 50 |
中文關鍵詞: | 網路效能測試平台 、多核心架構 、RFC2544 |
外文關鍵詞: | RFC2544, Network Performance Platform, OSI layer 4, Multicore Architecture |
相關次數: | 點閱:253 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
由於雲端應用帶來大量的網路使用需求,高速網路設備與智慧化網路設備將是網通產業發展的重要市場,透過RFC 2544 制定的標準,各家供應商可以在統一的標準內評估各自設備的效能。本論文針對高速網路設備設計一個測試的平台與環境,並使用RFC1242 與RFC 2544 為測試流程的標準,此平台主要包含一個設定與控制系統、一個網路流量產生器與結果分析器以及針對各測試項目所設計的測試環境與流程,設定與控制系統可遠端透過網路進行操作,網路流量產生器與結果分析器則透過先進多核心系統進行實作,測試項目除了傳統的Layer 2 與Layer 3 網路封包處理外,亦包含Layer 4 的設計。
Nowadays, the development of networking service has grown, requirement for high performance network equipment have increased significantly. In order to have high quality of services and better network security, in addition to support layer 2 and layer 3, the development of equipment began to support OSI layer 4. Hence, we require accurate estimations of network performance metrics to analyze performance of connected network device. Protocol RFC1242 and RFC2544 are international standard to evaluate network equipment. These protocol define four important metrics to analyze connected network devices, including throughput, latency, frame loss rate and back-to-back performance. In this thesis, we design a network performance evaluation platform by using multicore architectures based on RFC2544. Unlike other market products, our design can support on layer 4 throughput performance test.
[1] T. Jones, "Network Performance Measurement: Accuracy in Highspeed Provider Networks", MIPRO, 2011 Proceedings of the 34th International Convention., May. 2011,pp. 489-493.
[2] Y.Y. Junior, X. Hei, "Evaluating the performance of cloud services in a browser-based network measurement platform", Networks (ICON), 2013 19th IEEE Int. Conf. Dec.2013, pp. 1-6.
[3] S. Hongjie, F. Binxing, Z. Hongli, "A Distributed Architecture for Network Performance Measurement and Evaluation System", PDCAT 2005. Sixth Int. Conf. Dec.2005, pp. 471-475.
[4] O. Simsek, M. Pospiech, "A network performance measurement tool", IC-BNMT,2013 5th IEEE In. Conf., Nov. 2013, pp. 45-48.
[5] L. Fei, D. Yuan, B. Tang, Y. Liu, H. Hu, "Technique for Network Performance Measurement Based on RFC 2544”, 2012 Fourth Int. Conf. Computational Intelligence and Communication Networks., Nov. 2012, pp. 200-204.
[6] R. Bolla, R. Bruschi, "RFC 2544 performance evaluation and internal measurements for a Linux based open router", High Performance Switching and Routing, 2006 Workshop
[7] S. N. Orzen , "Interaction understanding in the OSI model functionality of networks with case studies", 9th IEEE International Symposium on Applied Computational Intelligence and Informatics., May. 2014, pp. 327-330.
[8] Y. Li, W. Cui, D. Li and R. Zhang, "Research based on OSI model", IEEE Int. Conf. Communication Software and Networks., May. 2011, pp. 554-557.
[9] S. Bradner , "Benchmarking Terminology for Network Interconnection Devices", RFC1242, 1991.
[10] S. Bradner , "Benchmarking Terminology for Network Interconnection Devices", RFC2544, 1999.
[11] "Xena Networks" http://xena.wpengine.com/wp-content/uploads/xenadocuments/Xena2544.pdf
[12] "How to test 10 gigabit Ethernet performance", March 2012. http://
www.spirent.com//?media/ White %20Papers/ Broadband/ PAB/ How_to_Test_10G_Ethernet_WhitePaper.pdf
[13] T. H. Cormen, C. E. Leiserson, R. L. Rivest, C. Stein, "Introduction to Algorithms,Third Edition"
[14] H. Jiang, G. Zhang, G. Xie, K. Salamatian, L. Mathy, "Scalable high-performance parallel design for network intrusion detection systems on many-core processors",Architectures for Networking and Communications Systems (ANCS), 2013 ACM/IEEE Symposium on., Oct. 2013, pp. 137-146
[15] "TILE-Gx8036 product brief", http:// www.tilera.com/ files/ drim__TILEGx8036_PB033-03_WEB_7682.pdf
[16] D. Wentzlaff, et al "On-chip interconnection architecture of the tile processor", IEEE Computer Society., 2007
[17] "Tile processor user architecture manual", http://www.tilera.com/scm/docs/UG101-User-Architecture-Reference.pdf