[1] R. Takemura, T. Kawahara, K. Ono, K. Miura, H. Matsuoka, and
H. Ohno. Highly-scalable disruptive reading scheme for gb-scale spram
and beyond. In 2010 IEEE International Memory Workshop, pages 1{2,
May 2010.
[2] X. Chen, N. Khoshavi, J. Zhou, D. Huang, R. F. DeMara, J. Wang,
W. Wen, and Y. Chen. Aos: Adaptive overwrite scheme for energy-
ecient mlc stt-ram cache. In 2016 53nd ACM/EDAC/IEEE Design
Automation Conference (DAC), pages 1{6, June 2016.
[3] Cloyce D. Spradling. Spec cpu2006 benchmark tools. SIGARCH Com-
put. Archit. News, 35(1):130{134, 2007.
[4] Sanjay V. Kumar, Chris H. Kim, and Sachin S. Sapatnekar. Impact of
NBTI on SRAM Read Stability and Design for Reliability. In 7th Inter-
national Symposium on Quality Electronic Design (ISQED'06), pages 6
pp.{218, March 2006.
[5] Ping Chi, Shuangchen Li, Yuanqing Cheng, Yu Lu, Seung H. Kang,
and Yuan Xie. Architecture Design with STT-RAM: Opportunities and
Challenges. In 2016 21st Asia and South Pacic Design Automation
Conference (ASP-DAC), pages 109{114, Jan 2016.
[6] X. Bi, M. Mao, D. Wang, and H. H. Li. Cross-layer optimization for
multilevel cell stt-ram caches. IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, 25(6):1807{1820, June 2017.
[7] Xiaohua Lou, Zheng Gao, Dimitar V. Dimitrov, and Michael X. Tang.
Demonstration of Multilevel Cell Spin Transfer Switching in MgO Mag-
netic Tunnel Junctions. Applied Physics Letters, 93(24):242502, 2008.
[8] R. Wang, L. Jiang, Y. Zhang, L. Wang, and Jun Yang. Selective re-
store: An energy ecient read disturbance mitigation scheme for future
stt-mram. In 2015 52nd ACM/EDAC/IEEE Design Automation Con-
ference (DAC), pages 1{6, June 2015.
[9] J. Wang, P. Roy, W. Wong, X. Bi, and H. Li. Optimizing mlc-based stt-
ram caches by dynamic block size reconguration. In 2014 IEEE 32nd
International Conference on Computer Design (ICCD), pages 133{138,
Oct 2014.
[10] M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A case for mlp-
aware cache replacement. In 33rd International Symposium on Com-
puter Architecture (ISCA'06), pages 167{178, June 2006.
[11] Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Simon C. Steely, and
Joel Emer. Adaptive insertion policies for high performance caching.
SIGARCH Comput. Archit. News, 35(2):381{391, June 2007.
[12] Xiangyu Dong, Xiaoxia Wu, Guangyu Sun, Yuan Xie, H. Li, and Yiran
Chen. Circuit and microarchitecture evaluation of 3D stacking mag-
netic RAM (MRAM) as a universal memory replacement. In 2008 45th
ACM/IEEE Design Automation Conference, pages 554{559, June 2008.
[13] C. J. Lin, S. H. Kang, Y. J. Wang, K. Lee, X. Zhu, W. C. Chen, X. Li,
W. N. Hsu, Y. C. Kao, M. T. Liu, W. C. Chen, YiChing Lin, M. Nowak,
N. Yu, and Luan Tran. 45nm Low Power CMOS Logic Compatible
Embedded STT MRAM Utilizing a Reverse-Connection 1T/1MTJ Cell.
In 2009 IEEE International Electron Devices Meeting (IEDM), pages 1{
4, Dec 2009.
[14] T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka,
and H. Ohno. A Multi-Level-Cell Spin-Transfer Torque Memory with
Series-Stacked Magnetotunnel Junctions. In 2010 Symposium on VLSI
Technology, pages 47{48, June 2010.
[15] Yiran Chen, Xiaobin Wang, Wenzhong Zhu, Hai Li, Zhenyu Sun,
Guangyu Sun, and Yuan Xie. Access Scheme of Multi-Level Cell Spin-
Transfer Torque Random Access Memory and its Optimization. In 2010
53rd IEEE International Midwest Symposium on Circuits and Systems,
pages 1109{1112, Aug 2010.
[16] A. Driskill-Smith, D. Apalkov, V. Nikitin, X. Tang, S. Watts, D. Lottis,
K. Moon, A. Khvalkovskiy, R. Kawakami, X. Luo, A. Ong, E. Chen, and
M. Krounbi. Latest Advances and Roadmap for In-Plane and Perpen-
dicular STT-RAM. In 2011 3rd IEEE International Memory Workshop
(IMW), pages 1{3, May 2011.
[17] Ki Chul Chun, Hui Zhao, Jonathan D. Harms, Tae-Hyoung Kim, Jian-
Ping Wang, and Chris H. Kim. A Scaling Roadmap and Performance
Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for
High-Density Cache Memory. IEEE Journal of Solid-State Circuits, 48
(2):598{610, Feb 2013.
[18] Ping Chi, Cong Xu, Xiaochun Zhu, and Yuan Xie. Building Energy-
Ecient Multi-Level Cell STT-MRAM Based Cache Through Dynamic
Data-Resistance Encoding. In Fifteenth International Symposium on
Quality Electronic Design, pages 639{644, March 2014.
[19] H. Luo, J. Hu, L. Shi, C. J. Xue, and Q. Zhuge. Two-step state tran-
sition minimization for lifetime and performance improvement on mlc
stt-ram. In 2016 53nd ACM/EDAC/IEEE Design Automation Confer-
ence (DAC), pages 1{6, June 2016.
[20] I. Ahmad, M. Imdoukh, and M. G. Alfailakawi. Extending multi-level
stt-mram cell lifetime by minimising two-step and hard state transitions
in hot bits. IET Computers Digital Techniques, 11(6):214{220, 2017.
[21] Lei Jiang, Wujie Wen, D. Wang, and L. Duan. Improving Read Perfor-
mance of STT-MRAM Based Main Memories Through Smash Read and
Flexible Read. In 2016 21st Asia and South Pacic Design Automation
Conference (ASP-DAC), pages 31{36, Jan 2016.
[22] A. Raychowdhury, D. Somasekhar, T. Karnik, and V. De. Design space
and scalability exploration of 1t-1stt mtj memory arrays in the presence
of variability and disturbances. In 2009 IEEE International Electron
Devices Meeting (IEDM), pages 1{4, Dec 2009.
[23] Clinton W. Smullen, Anurag Nigam, Sudhanva Gurumurthi, and
Mircea R. Stan. The STeTSiMS STT-RAM Simulation and Modeling
System. In 2011 IEEE/ACM International Conference on Computer-
Aided Design (ICCAD), pages 318{325, Nov 2011.
[24] Zhenyu Sun, Hai Li, and Wenqing Wu. A dual-mode architecture for
fast-switching stt-ram. In Proceedings of the 2012 ACM/IEEE Interna-
tional Symposium on Low Power Electronics and Design, pages 45{50,
2012.
[25] X. Bi, M. Mao, D. Wang, and H. Li. Unleashing the potential of
mlc stt-ram caches. In 2013 IEEE/ACM International Conference on
Computer-Aided Design (ICCAD), Nov 2013.
[26] Hongliang Gao and Chris Wilkerson. A Dueling Segmented LRU Re-
placement Algorithm with Adaptive Bypassing. In JWAC 2010 - 1st
JILP Worshop on Computer Architecture Competitions: cache replace-
ment Championship, June 2010.
[27] J. Ahn, S. Yoo, and K. Choi. Write intensity prediction for energy-
ecient non-volatile caches. In International Symposium on Low Power
Electronics and Design (ISLPED), pages 223{228, Sep. 2013.
[28] Mohsen Imani, Shruti Patil, and Tajana Rosing. Low Power Data-Aware
STT-RAM Based Hybrid Cache Architecture. In 2016 17th Interna-
tional Symposium on Quality Electronic Design (ISQED), pages 88{94,
March 2016.
[29] S. Agarwal and H. K. Kapoor. Restricting writes for energy-ecient
hybrid cache in multi-core architectures. In 2016 IFIP/IEEE Interna-
tional Conference on Very Large Scale Integration (VLSI-SoC), pages
1{6, Sep. 2016.